; Based on CPU DB MC68HC908LJ12_64, version 2.89.074 (RegistersPrg V2.28) ; ################################################################### ; Filename : mc68hc908lj12.inc ; Processor : MC68HC908LJ12CPB ; FileFormat: V2.28 ; DataSheet : MC68HC908LJ12/D Rev. 2.1 August 2, 2005 ; Compiler : CodeWarrior compiler ; Date/Time : 27.5.2009, 10:00 ; Abstract : ; This header implements the mapping of I/O devices. ; ; Copyright : 1997 - 2009 Freescale Semiconductor, Inc. All Rights Reserved. ; ; http : www.freescale.com ; mail : support@freescale.com ; ; CPU Registers Revisions: ; - 23.03.2006, V2.89.055: ; - Renamed bits ADSCR_CHx ==> ADSCR_ADCHx. REASON: Bug-fix (#3140 in Issue Manager) ; ; File-Format-Revisions: ; - 14.11.2005, V2.00 : ; - Deprecated symbols added for backward compatibility (section at the end of this file) ; - 15.11.2005, V2.01 : ; - Changes have not affected this file (because they are related to another family) ; - 17.12.2005, V2.02 : ; - Arrays (symbols xx_ARR) are defined as pointer to volatile, see issue #2778 ; - 16.01.2006, V2.03 : ; - Fixed declaration of non volatile registers. Now it does not require (but allows) their initialization, see issue #2920. ; - "volatile" modifier removed from declaration of non volatile registers (that contain modifier "const") ; - 08.03.2006, V2.04 : ; - Support for bit(s) names duplicated with any register name in .h header files ; - 24.03.2006, V2.05 : ; - Changes have not affected this file (because they are related to another family) ; - 26.04.2006, V2.06 : ; - Absolute assembly supported (depreciated symbols are not defined) ; - 27.04.2006, V2.07 : ; - Fixed macro __RESET_WATCHDOG for HCS12, HCS12X ,HCS08 DZ and HCS08 EN derivatives (write 0x55,0xAA). ; - 07.06.2006, V2.08 : ; - For .inc files added constants "RAMStart" and "RAMEnd" even there is only Z_RAM. ; - 03.07.2006, V2.09 : ; - Flash commands constants supported ; - 27.10.2006, V2.10 : ; - __RESET_WATCHDOG improved formating and re-definition ; - 23.11.2006, V2.11 : ; - Changes have not affected this file (because they are related to another family) ; - 22.01.2007, V2.12 : ; - Changes have not affected this file (because they are related to another family) ; - 01.03.2007, V2.13 : ; - Flash commands constants values converted to HEX format ; - 02.03.2007, V2.14 : ; - Interrupt vector numbers added into .H, see VectorNumber_* ; - 26.03.2007, V2.15 : ; - Changes have not affected this file (because they are related to another family) ; - 10.05.2007, V2.16 : ; - Fixed flash commands definition for ColdFireV1 assembler (equ -> .equ) ; - 05.06.2007, V2.17 : ; - Changes have not affected this file (because they are related to another family) ; - 19.07.2007, V2.18 : ; - Improved number of blanked lines inside register structures ; - 06.08.2007, V2.19 : ; - CPUDB revisions generated ahead of the file-format revisions. ; - 11.09.2007, V2.20 : ; - Added comment about initialization of unbonded pins. ; - 02.01.2008, V2.21 : ; - Changes have not affected this file (because they are related to another family) ; - 13.02.2008, V2.22 : ; - Changes have not affected this file (because they are related to another family) ; - 20.02.2008, V2.23 : ; - Changes have not affected this file (because they are related to another family) ; - 03.07.2008, V2.24 : ; - Added support for bits with name starting with number (like "1HZ") ; - 28.11.2008, V2.25 : ; - StandBy RAM array declaration for ANSI-C added ; - 1.12.2008, V2.26 : ; - Duplication of bit (or bit-group) name with register name is not marked as a problem, is register is internal only and it is not displayed in I/O map. ; - 17.3.2009, V2.27 : ; - Merged bit-group is not generated, if the name matchs with anouther bit name in the register ; - 6.4.2009, V2.28 : ; - Fixed generation of merged bits for bit-groups with a digit at the end, if group-name is defined in CPUDB ; ; Not all general-purpose I/O pins are available on all packages or on all mask sets of a specific ; derivative device. To avoid extra current drain from floating input pins, the user’s reset ; initialization routine in the application program must either enable on-chip pull-up devices ; or change the direction of unconnected pins to outputs so the pins do not float. ; ################################################################### ;*** Memory Map and Interrupt Vectors ;****************************************** ROMStart: equ $0000C000 ROMEnd: equ $0000EFFF Z_RAMStart: equ $00000060 Z_RAMEnd: equ $000000FF RAMStart: equ $00000100 RAMEnd: equ $0000025F ; INT_RTC: equ $0000FFDA INT_ADC: equ $0000FFDC INT_KBD: equ $0000FFDE INT_SCITransmit: equ $0000FFE0 INT_SCIReceive: equ $0000FFE2 INT_SCIError: equ $0000FFE4 INT_SPIReceive: equ $0000FFE6 INT_SPITransmit: equ $0000FFE8 INT_TIM2Ovr: equ $0000FFEA INT_TIM2CH1: equ $0000FFEC INT_TIM2CH0: equ $0000FFEE INT_TIM1Ovr: equ $0000FFF0 INT_TIM1CH1: equ $0000FFF2 INT_TIM1CH0: equ $0000FFF4 INT_PLL: equ $0000FFF6 INT_LVI: equ $0000FFF8 INT_IRQ: equ $0000FFFA INT_SWI: equ $0000FFFC INT_RESET: equ $0000FFFE ; ;*** PTA - Port A Data Register; 0x00000000 *** PTA: equ $00000000 ;*** PTA - Port A Data Register; 0x00000000 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PTA_PTA0: equ 0 ; Port A Data Bit 0 PTA_PTA1: equ 1 ; Port A Data Bit 1 PTA_PTA2: equ 2 ; Port A Data Bit 2 PTA_PTA3: equ 3 ; Port A Data Bit 3 PTA_PTA4: equ 4 ; Port A Data Bit 4 PTA_PTA5: equ 5 ; Port A Data Bit 5 PTA_PTA6: equ 6 ; Port A Data Bit 6 PTA_PTA7: equ 7 ; Port A Data Bit 7 ; bit position masks mPTA_PTA0: equ %00000001 mPTA_PTA1: equ %00000010 mPTA_PTA2: equ %00000100 mPTA_PTA3: equ %00001000 mPTA_PTA4: equ %00010000 mPTA_PTA5: equ %00100000 mPTA_PTA6: equ %01000000 mPTA_PTA7: equ %10000000 ;*** PTB - Port B Data Register; 0x00000001 *** PTB: equ $00000001 ;*** PTB - Port B Data Register; 0x00000001 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PTB_PTB0: equ 0 ; Port B Data Bit 0 PTB_PTB1: equ 1 ; Port B Data Bit 1 PTB_PTB2: equ 2 ; Port B Data Bit 2 PTB_PTB3: equ 3 ; Port B Data Bit 3 PTB_PTB4: equ 4 ; Port B Data Bit 4 PTB_PTB5: equ 5 ; Port B Data Bit 5 PTB_PTB6: equ 6 ; Port B Data Bit 6 PTB_PTB7: equ 7 ; Port B Data Bit 7 ; bit position masks mPTB_PTB0: equ %00000001 mPTB_PTB1: equ %00000010 mPTB_PTB2: equ %00000100 mPTB_PTB3: equ %00001000 mPTB_PTB4: equ %00010000 mPTB_PTB5: equ %00100000 mPTB_PTB6: equ %01000000 mPTB_PTB7: equ %10000000 ;*** PTC - Port C Data Register; 0x00000002 *** PTC: equ $00000002 ;*** PTC - Port C Data Register; 0x00000002 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PTC_PTC0: equ 0 ; Port C Data Bit 0 PTC_PTC1: equ 1 ; Port C Data Bit 1 PTC_PTC2: equ 2 ; Port C Data Bit 2 PTC_PTC3: equ 3 ; Port C Data Bit 3 PTC_PTC4: equ 4 ; Port C Data Bit 4 PTC_PTC5: equ 5 ; Port C Data Bit 5 PTC_PTC6: equ 6 ; Port C Data Bit 6 PTC_PTC7: equ 7 ; Port C Data Bit 7 ; bit position masks mPTC_PTC0: equ %00000001 mPTC_PTC1: equ %00000010 mPTC_PTC2: equ %00000100 mPTC_PTC3: equ %00001000 mPTC_PTC4: equ %00010000 mPTC_PTC5: equ %00100000 mPTC_PTC6: equ %01000000 mPTC_PTC7: equ %10000000 ;*** PTD - Port D Data Register; 0x00000003 *** PTD: equ $00000003 ;*** PTD - Port D Data Register; 0x00000003 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PTD_PTD0: equ 0 ; Port D Data Bit 0 PTD_PTD1: equ 1 ; Port D Data Bit 1 PTD_PTD2: equ 2 ; Port D Data Bit 2 PTD_PTD3: equ 3 ; Port D Data Bit 3 PTD_PTD4: equ 4 ; Port D Data Bit 4 PTD_PTD5: equ 5 ; Port D Data Bit 5 PTD_PTD6: equ 6 ; Port D Data Bit 6 PTD_PTD7: equ 7 ; Port D Data Bit 7 ; bit position masks mPTD_PTD0: equ %00000001 mPTD_PTD1: equ %00000010 mPTD_PTD2: equ %00000100 mPTD_PTD3: equ %00001000 mPTD_PTD4: equ %00010000 mPTD_PTD5: equ %00100000 mPTD_PTD6: equ %01000000 mPTD_PTD7: equ %10000000 ;*** DDRA - Data Direction Register A; 0x00000004 *** DDRA: equ $00000004 ;*** DDRA - Data Direction Register A; 0x00000004 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DDRA_DDRA0: equ 0 ; Data Direction Register A Bit 0 DDRA_DDRA1: equ 1 ; Data Direction Register A Bit 1 DDRA_DDRA2: equ 2 ; Data Direction Register A Bit 2 DDRA_DDRA3: equ 3 ; Data Direction Register A Bit 3 DDRA_DDRA4: equ 4 ; Data Direction Register A Bit 4 DDRA_DDRA5: equ 5 ; Data Direction Register A Bit 5 DDRA_DDRA6: equ 6 ; Data Direction Register A Bit 6 DDRA_DDRA7: equ 7 ; Data Direction Register A Bit 7 ; bit position masks mDDRA_DDRA0: equ %00000001 mDDRA_DDRA1: equ %00000010 mDDRA_DDRA2: equ %00000100 mDDRA_DDRA3: equ %00001000 mDDRA_DDRA4: equ %00010000 mDDRA_DDRA5: equ %00100000 mDDRA_DDRA6: equ %01000000 mDDRA_DDRA7: equ %10000000 ;*** DDRB - Data Direction Register B; 0x00000005 *** DDRB: equ $00000005 ;*** DDRB - Data Direction Register B; 0x00000005 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DDRB_DDRB0: equ 0 ; Data Direction Register B Bit 0 DDRB_DDRB1: equ 1 ; Data Direction Register B Bit 1 DDRB_DDRB2: equ 2 ; Data Direction Register B Bit 2 DDRB_DDRB3: equ 3 ; Data Direction Register B Bit 3 DDRB_DDRB4: equ 4 ; Data Direction Register B Bit 4 DDRB_DDRB5: equ 5 ; Data Direction Register B Bit 5 DDRB_DDRB6: equ 6 ; Data Direction Register B Bit 6 DDRB_DDRB7: equ 7 ; Data Direction Register B Bit 7 ; bit position masks mDDRB_DDRB0: equ %00000001 mDDRB_DDRB1: equ %00000010 mDDRB_DDRB2: equ %00000100 mDDRB_DDRB3: equ %00001000 mDDRB_DDRB4: equ %00010000 mDDRB_DDRB5: equ %00100000 mDDRB_DDRB6: equ %01000000 mDDRB_DDRB7: equ %10000000 ;*** DDRC - Data Direction Register C; 0x00000006 *** DDRC: equ $00000006 ;*** DDRC - Data Direction Register C; 0x00000006 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DDRC_DDRC0: equ 0 ; Data Direction Register C Bit 0 DDRC_DDRC1: equ 1 ; Data Direction Register C Bit 1 DDRC_DDRC2: equ 2 ; Data Direction Register C Bit 2 DDRC_DDRC3: equ 3 ; Data Direction Register C Bit 3 DDRC_DDRC4: equ 4 ; Data Direction Register C Bit 4 DDRC_DDRC5: equ 5 ; Data Direction Register C Bit 5 DDRC_DDRC6: equ 6 ; Data Direction Register C Bit 6 DDRC_DDRC7: equ 7 ; Data Direction Register C Bit 7 ; bit position masks mDDRC_DDRC0: equ %00000001 mDDRC_DDRC1: equ %00000010 mDDRC_DDRC2: equ %00000100 mDDRC_DDRC3: equ %00001000 mDDRC_DDRC4: equ %00010000 mDDRC_DDRC5: equ %00100000 mDDRC_DDRC6: equ %01000000 mDDRC_DDRC7: equ %10000000 ;*** DDRD - Data Direction Register D; 0x00000007 *** DDRD: equ $00000007 ;*** DDRD - Data Direction Register D; 0x00000007 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DDRD_DDRD0: equ 0 ; Data Direction Register D Bit 0 DDRD_DDRD1: equ 1 ; Data Direction Register D Bit 1 DDRD_DDRD2: equ 2 ; Data Direction Register D Bit 2 DDRD_DDRD3: equ 3 ; Data Direction Register D Bit 3 DDRD_DDRD4: equ 4 ; Data Direction Register D Bit 4 DDRD_DDRD5: equ 5 ; Data Direction Register D Bit 5 DDRD_DDRD6: equ 6 ; Data Direction Register D Bit 6 DDRD_DDRD7: equ 7 ; Data Direction Register D Bit 7 ; bit position masks mDDRD_DDRD0: equ %00000001 mDDRD_DDRD1: equ %00000010 mDDRD_DDRD2: equ %00000100 mDDRD_DDRD3: equ %00001000 mDDRD_DDRD4: equ %00010000 mDDRD_DDRD5: equ %00100000 mDDRD_DDRD6: equ %01000000 mDDRD_DDRD7: equ %10000000 ;*** LEDB - Port B LED Control Register; 0x0000000C *** LEDB: equ $0000000C ;*** LEDB - Port B LED Control Register; 0x0000000C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LEDB_LEDB0: equ 0 ; Port B LED Drive Enable Bit 0 LEDB_LEDB1: equ 1 ; Port B LED Drive Enable Bit 1 LEDB_LEDB2: equ 2 ; Port B LED Drive Enable Bit 2 LEDB_LEDB3: equ 3 ; Port B LED Drive Enable Bit 3 LEDB_LEDB4: equ 4 ; Port B LED Drive Enable Bit 4 LEDB_LEDB5: equ 5 ; Port B LED Drive Enable Bit 5 ; bit position masks mLEDB_LEDB0: equ %00000001 mLEDB_LEDB1: equ %00000010 mLEDB_LEDB2: equ %00000100 mLEDB_LEDB3: equ %00001000 mLEDB_LEDB4: equ %00010000 mLEDB_LEDB5: equ %00100000 ;*** SPCR - SPI Control Register; 0x00000010 *** SPCR: equ $00000010 ;*** SPCR - SPI Control Register; 0x00000010 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SPCR_SPTIE: equ 0 ; SPI Transmit Interrupt Enable Bit SPCR_SPE: equ 1 ; SPI Enable Bit SPCR_SPWOM: equ 2 ; SPI Wired-OR Mode Bit SPCR_CPHA: equ 3 ; Clock Phase Bit SPCR_CPOL: equ 4 ; Clock Polarity Bit SPCR_SPMSTR: equ 5 ; SPI Master Bit SPCR_SPRIE: equ 7 ; SPI Receiver Interrupt Enable Bit ; bit position masks mSPCR_SPTIE: equ %00000001 mSPCR_SPE: equ %00000010 mSPCR_SPWOM: equ %00000100 mSPCR_CPHA: equ %00001000 mSPCR_CPOL: equ %00010000 mSPCR_SPMSTR: equ %00100000 mSPCR_SPRIE: equ %10000000 ;*** SPSCR - SPI Status and Control Register; 0x00000011 *** SPSCR: equ $00000011 ;*** SPSCR - SPI Status and Control Register; 0x00000011 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SPSCR_SPR0: equ 0 ; SPI Baud Rate Select Bit 0 SPSCR_SPR1: equ 1 ; SPI Baud Rate Select Bit 1 SPSCR_MODFEN: equ 2 ; Mode Fault Enable Bit SPSCR_SPTE: equ 3 ; SPI Transmitter Empty Bit SPSCR_MODF: equ 4 ; Mode Fault Bit SPSCR_OVRF: equ 5 ; Overflow Bit SPSCR_ERRIE: equ 6 ; Error Interrupt Enable Bit SPSCR_SPRF: equ 7 ; SPI Receiver Full Bit ; bit position masks mSPSCR_SPR0: equ %00000001 mSPSCR_SPR1: equ %00000010 mSPSCR_MODFEN: equ %00000100 mSPSCR_SPTE: equ %00001000 mSPSCR_MODF: equ %00010000 mSPSCR_OVRF: equ %00100000 mSPSCR_ERRIE: equ %01000000 mSPSCR_SPRF: equ %10000000 ;*** SPDR - SPI Data Register; 0x00000012 *** SPDR: equ $00000012 ;*** SPDR - SPI Data Register; 0x00000012 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SPDR_R0_T0: equ 0 ; Receive/Transmit Data Bit 0 SPDR_R1_T1: equ 1 ; Receive/Transmit Data Bit 1 SPDR_R2_T2: equ 2 ; Receive/Transmit Data Bit 2 SPDR_R3_T3: equ 3 ; Receive/Transmit Data Bit 3 SPDR_R4_T4: equ 4 ; Receive/Transmit Data Bit 4 SPDR_R5_T5: equ 5 ; Receive/Transmit Data Bit 5 SPDR_R6_T6: equ 6 ; Receive/Transmit Data Bit 6 SPDR_R7_T7: equ 7 ; Receive/Transmit Data Bit 7 ; bit position masks mSPDR_R0_T0: equ %00000001 mSPDR_R1_T1: equ %00000010 mSPDR_R2_T2: equ %00000100 mSPDR_R3_T3: equ %00001000 mSPDR_R4_T4: equ %00010000 mSPDR_R5_T5: equ %00100000 mSPDR_R6_T6: equ %01000000 mSPDR_R7_T7: equ %10000000 ;*** SCC1 - SCI Control Register 1; 0x00000013 *** SCC1: equ $00000013 ;*** SCC1 - SCI Control Register 1; 0x00000013 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCC1_PTY: equ 0 ; Parity Bit SCC1_PEN: equ 1 ; Parity Enable Bit SCC1_ILTY: equ 2 ; Idle Line Type Bit SCC1_WAKE: equ 3 ; Wakeup Condition Bit SCC1_M: equ 4 ; Mode (Character Length) Bit SCC1_ENSCI: equ 6 ; Enable SCI Bit SCC1_LOOPS: equ 7 ; Loop Mode Select Bit ; bit position masks mSCC1_PTY: equ %00000001 mSCC1_PEN: equ %00000010 mSCC1_ILTY: equ %00000100 mSCC1_WAKE: equ %00001000 mSCC1_M: equ %00010000 mSCC1_ENSCI: equ %01000000 mSCC1_LOOPS: equ %10000000 ;*** SCC2 - SCI Control Register 2; 0x00000014 *** SCC2: equ $00000014 ;*** SCC2 - SCI Control Register 2; 0x00000014 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCC2_SBK: equ 0 ; Send Break Bit SCC2_RWU: equ 1 ; Receiver Wakeup Bit SCC2_RE: equ 2 ; Receiver Enable Bit SCC2_TE: equ 3 ; Transmitter Enable Bit SCC2_ILIE: equ 4 ; Idle Line Interrupt Enable Bit SCC2_SCRIE: equ 5 ; SCI Receive Interrupt Enable Bit SCC2_TCIE: equ 6 ; Transmission Complete Interrupt Enable Bit SCC2_SCTIE: equ 7 ; SCI Transmit Interrupt Enable Bit ; bit position masks mSCC2_SBK: equ %00000001 mSCC2_RWU: equ %00000010 mSCC2_RE: equ %00000100 mSCC2_TE: equ %00001000 mSCC2_ILIE: equ %00010000 mSCC2_SCRIE: equ %00100000 mSCC2_TCIE: equ %01000000 mSCC2_SCTIE: equ %10000000 ;*** SCC3 - SCI Control Register 3; 0x00000015 *** SCC3: equ $00000015 ;*** SCC3 - SCI Control Register 3; 0x00000015 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCC3_PEIE: equ 0 ; Receiver Parity Error Interrupt Enable Bit SCC3_FEIE: equ 1 ; Receiver Framing Error Interrupt Enable Bit SCC3_NEIE: equ 2 ; Receiver Noise Error Interrupt Enable Bit SCC3_ORIE: equ 3 ; Receiver Overrun Interrupt Enable Bit SCC3_T8: equ 6 ; Transmitted Bit 8 SCC3_R8: equ 7 ; Received Bit 8 ; bit position masks mSCC3_PEIE: equ %00000001 mSCC3_FEIE: equ %00000010 mSCC3_NEIE: equ %00000100 mSCC3_ORIE: equ %00001000 mSCC3_T8: equ %01000000 mSCC3_R8: equ %10000000 ;*** SCS1 - SCI Status Register 1; 0x00000016 *** SCS1: equ $00000016 ;*** SCS1 - SCI Status Register 1; 0x00000016 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCS1_PE: equ 0 ; Receiver Parity Error Bit SCS1_FE: equ 1 ; Receiver Framing Error Bit SCS1_NF: equ 2 ; Receiver Noise Flag Bit SCS1_OR: equ 3 ; Receiver Overrun Bit SCS1_IDLE: equ 4 ; Receiver Idle Bit SCS1_SCRF: equ 5 ; SCI Receiver Full Bit SCS1_TC: equ 6 ; Transmission Complete Bit SCS1_SCTE: equ 7 ; SCI Transmitter Empty Bit ; bit position masks mSCS1_PE: equ %00000001 mSCS1_FE: equ %00000010 mSCS1_NF: equ %00000100 mSCS1_OR: equ %00001000 mSCS1_IDLE: equ %00010000 mSCS1_SCRF: equ %00100000 mSCS1_TC: equ %01000000 mSCS1_SCTE: equ %10000000 ;*** SCS2 - SCI Status Register 2; 0x00000017 *** SCS2: equ $00000017 ;*** SCS2 - SCI Status Register 2; 0x00000017 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCS2_RPF: equ 0 ; Reception in Progress Flag Bit SCS2_BKF: equ 1 ; Break Flag Bit ; bit position masks mSCS2_RPF: equ %00000001 mSCS2_BKF: equ %00000010 ;*** SCDR - SCI Data Register; 0x00000018 *** SCDR: equ $00000018 ;*** SCDR - SCI Data Register; 0x00000018 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCDR_R0_T0: equ 0 ; Receive/Transmit Data Bit 0 SCDR_R1_T1: equ 1 ; Receive/Transmit Data Bit 1 SCDR_R2_T2: equ 2 ; Receive/Transmit Data Bit 2 SCDR_R3_T3: equ 3 ; Receive/Transmit Data Bit 3 SCDR_R4_T4: equ 4 ; Receive/Transmit Data Bit 4 SCDR_R5_T5: equ 5 ; Receive/Transmit Data Bit 5 SCDR_R6_T6: equ 6 ; Receive/Transmit Data Bit 6 SCDR_R7_T7: equ 7 ; Receive/Transmit Data Bit 7 ; bit position masks mSCDR_R0_T0: equ %00000001 mSCDR_R1_T1: equ %00000010 mSCDR_R2_T2: equ %00000100 mSCDR_R3_T3: equ %00001000 mSCDR_R4_T4: equ %00010000 mSCDR_R5_T5: equ %00100000 mSCDR_R6_T6: equ %01000000 mSCDR_R7_T7: equ %10000000 ;*** SCBR - SCI Baud Rate Register; 0x00000019 *** SCBR: equ $00000019 ;*** SCBR - SCI Baud Rate Register; 0x00000019 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCBR_SCR0: equ 0 ; SCI Baud Rate Select Bit 0 SCBR_SCR1: equ 1 ; SCI Baud Rate Select Bit 1 SCBR_SCR2: equ 2 ; SCI Baud Rate Select Bit 2 SCBR_SCP0: equ 4 ; SCI Baud Rate Prescaler Bit 0 SCBR_SCP1: equ 5 ; SCI Baud Rate Prescaler Bit 1 SCBR_CKS: equ 7 ; Baud Clock Input Select ; bit position masks mSCBR_SCR0: equ %00000001 mSCBR_SCR1: equ %00000010 mSCBR_SCR2: equ %00000100 mSCBR_SCP0: equ %00010000 mSCBR_SCP1: equ %00100000 mSCBR_CKS: equ %10000000 ;*** SCIRCR - SCI Infrared Control Register; 0x0000001A *** SCIRCR: equ $0000001A ;*** SCIRCR - SCI Infrared Control Register; 0x0000001A *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SCIRCR_IREN: equ 0 ; Infrared Enable Bit SCIRCR_TNP0: equ 1 ; Transmitter Narrow Pulse Bit 0 SCIRCR_TNP1: equ 2 ; Transmitter Narrow Pulse Bit 1 ; bit position masks mSCIRCR_IREN: equ %00000001 mSCIRCR_TNP0: equ %00000010 mSCIRCR_TNP1: equ %00000100 ;*** KBSCR - Keyboard Status and Control Register; 0x0000001B *** KBSCR: equ $0000001B ;*** KBSCR - Keyboard Status and Control Register; 0x0000001B *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET KBSCR_MODEK: equ 0 ; Keyboard Triggering Sensitivity Bit KBSCR_IMASKK: equ 1 ; Keyboard Interrupt Mask Bit KBSCR_ACKK: equ 2 ; Keyboard Acknowledge Bit KBSCR_KEYF: equ 3 ; Keyboard Flag Bit ; bit position masks mKBSCR_MODEK: equ %00000001 mKBSCR_IMASKK: equ %00000010 mKBSCR_ACKK: equ %00000100 mKBSCR_KEYF: equ %00001000 ;*** KBIER - Keyobard Interrupt Enable Register; 0x0000001C *** KBIER: equ $0000001C ;*** KBIER - Keyobard Interrupt Enable Register; 0x0000001C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET KBIER_KBIE0: equ 0 ; Keyboard Interrut Enable Bit KBIER_KBIE1: equ 1 ; Keyboard Interrut Enable Bit KBIER_KBIE2: equ 2 ; Keyboard Interrut Enable Bit KBIER_KBIE3: equ 3 ; Keyboard Interrut Enable Bit KBIER_KBIE4: equ 4 ; Keyboard Interrut Enable Bit KBIER_KBIE5: equ 5 ; Keyboard Interrut Enable Bit KBIER_KBIE6: equ 6 ; Keyboard Interrut Enable Bit KBIER_KBIE7: equ 7 ; Keyboard Interrut Enable Bit ; bit position masks mKBIER_KBIE0: equ %00000001 mKBIER_KBIE1: equ %00000010 mKBIER_KBIE2: equ %00000100 mKBIER_KBIE3: equ %00001000 mKBIER_KBIE4: equ %00010000 mKBIER_KBIE5: equ %00100000 mKBIER_KBIE6: equ %01000000 mKBIER_KBIE7: equ %10000000 ;*** CONFIG2 - Configuration Register 2; 0x0000001D *** CONFIG2: equ $0000001D ;*** CONFIG2 - Configuration Register 2; 0x0000001D *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET CONFIG2_LVISEL0: equ 0 ; LVI Operating Mode Selection 0 CONFIG2_LVISEL1: equ 1 ; LVI Operating Mode Selection 1 CONFIG2_PCEL: equ 2 ; Port C Enable Low Nibble CONFIG2_PCEH: equ 3 ; Port C Enable High Nibble CONFIG2_DIV2CLK: equ 4 ; Divide-by-2 Clock Bypass CONFIG2_STOP_XCLKEN: equ 5 ; Crystal Oscillator Stop Mode Enable CONFIG2_STOP_IRCDIS: equ 6 ; Internal RC Oscillator Stop Mode Disable ; bit position masks mCONFIG2_LVISEL0: equ %00000001 mCONFIG2_LVISEL1: equ %00000010 mCONFIG2_PCEL: equ %00000100 mCONFIG2_PCEH: equ %00001000 mCONFIG2_DIV2CLK: equ %00010000 mCONFIG2_STOP_XCLKEN: equ %00100000 mCONFIG2_STOP_IRCDIS: equ %01000000 ;*** INTSCR - IRQ Status and Control Register; 0x0000001E *** INTSCR: equ $0000001E ;*** INTSCR - IRQ Status and Control Register; 0x0000001E *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET INTSCR_MODE: equ 0 ; IRQ Edge/Level Select Bit INTSCR_IMASK: equ 1 ; IRQ Interrupt Mask Bit INTSCR_ACK: equ 2 ; IRQ Interrupt Request Acknowledge Bit INTSCR_IRQF: equ 3 ; IRQ Flag Bit ; bit position masks mINTSCR_MODE: equ %00000001 mINTSCR_IMASK: equ %00000010 mINTSCR_ACK: equ %00000100 mINTSCR_IRQF: equ %00001000 ;*** CONFIG1 - Configuration Register 2; 0x0000001F *** CONFIG1: equ $0000001F ;*** CONFIG1 - Configuration Register 2; 0x0000001F *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET CONFIG1_COPD: equ 0 ; COP Disable Bit CONFIG1_STOP: equ 1 ; STOP Instruction Enable Bit CONFIG1_SSREC: equ 2 ; Short Stop Recovery Bit CONFIG1_LVIPWRD: equ 4 ; LVI Power Disable Bit CONFIG1_LVIRSTD: equ 5 ; LVI Reset Disable Bit CONFIG1_LVISTOP: equ 6 ; LVI Enable in Stop Mode Bit CONFIG1_COPRS: equ 7 ; COP rate Select Bit ; bit position masks mCONFIG1_COPD: equ %00000001 mCONFIG1_STOP: equ %00000010 mCONFIG1_SSREC: equ %00000100 mCONFIG1_LVIPWRD: equ %00010000 mCONFIG1_LVIRSTD: equ %00100000 mCONFIG1_LVISTOP: equ %01000000 mCONFIG1_COPRS: equ %10000000 ;*** T1SC - TIM1 Status and Control Register; 0x00000020 *** T1SC: equ $00000020 ;*** T1SC - TIM1 Status and Control Register; 0x00000020 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T1SC_PS0: equ 0 ; Prescaler Select Bit 0 T1SC_PS1: equ 1 ; Prescaler Select Bit 1 T1SC_PS2: equ 2 ; Prescaler Select Bit 2 T1SC_TRST: equ 4 ; TIM1 Reset Bit T1SC_TSTOP: equ 5 ; TIM1 Stop Bit T1SC_TOIE: equ 6 ; TIM1 Overflow Interrupt Enable Bit T1SC_TOF: equ 7 ; TIM1 Overflow Flag Bit ; bit position masks mT1SC_PS0: equ %00000001 mT1SC_PS1: equ %00000010 mT1SC_PS2: equ %00000100 mT1SC_TRST: equ %00010000 mT1SC_TSTOP: equ %00100000 mT1SC_TOIE: equ %01000000 mT1SC_TOF: equ %10000000 ;*** T1CNT - TIM1 Counter Register; 0x00000021 *** T1CNT: equ $00000021 ;*** T1CNT - TIM1 Counter Register; 0x00000021 *** ;*** T1CNTH - TIM1 Counter Register; 0x00000021 *** T1CNTH: equ $00000021 ;*** T1CNTH - TIM1 Counter Register; 0x00000021 *** ;*** T1CNTL - TIM1 Counter Register; 0x00000022 *** T1CNTL: equ $00000022 ;*** T1CNTL - TIM1 Counter Register; 0x00000022 *** ;*** T1MOD - TIM1 Counter Modulo Register; 0x00000023 *** T1MOD: equ $00000023 ;*** T1MOD - TIM1 Counter Modulo Register; 0x00000023 *** ;*** T1MODH - TIM1 Counter Modulo Register; 0x00000023 *** T1MODH: equ $00000023 ;*** T1MODH - TIM1 Counter Modulo Register; 0x00000023 *** ;*** T1MODL - TIM1 Counter Modulo Register; 0x00000024 *** T1MODL: equ $00000024 ;*** T1MODL - TIM1 Counter Modulo Register; 0x00000024 *** ;*** T1SC0 - TIM1 Channel Status and Control Register; 0x00000025 *** T1SC0: equ $00000025 ;*** T1SC0 - TIM1 Channel Status and Control Register; 0x00000025 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T1SC0_CH0MAX: equ 0 ; Channel 0 Maximum Duty Cycle Bit T1SC0_TOV0: equ 1 ; Toggle-On-Overflow Bit T1SC0_ELS0A: equ 2 ; Edge/Level Select Bit T1SC0_ELS0B: equ 3 ; Edge/Level Select Bit T1SC0_MS0A: equ 4 ; Mode Select Bit A T1SC0_MS0B: equ 5 ; Mode Select Bit B T1SC0_CH0IE: equ 6 ; Channel 0 Interrupt Enable Bit T1SC0_CH0F: equ 7 ; Channel 0 Flag Bit ; bit position masks mT1SC0_CH0MAX: equ %00000001 mT1SC0_TOV0: equ %00000010 mT1SC0_ELS0A: equ %00000100 mT1SC0_ELS0B: equ %00001000 mT1SC0_MS0A: equ %00010000 mT1SC0_MS0B: equ %00100000 mT1SC0_CH0IE: equ %01000000 mT1SC0_CH0F: equ %10000000 ;*** T1CH0 - TIM1 Channel Register; 0x00000026 *** T1CH0: equ $00000026 ;*** T1CH0 - TIM1 Channel Register; 0x00000026 *** ;*** T1CH0H - TIM1 Channel Register; 0x00000026 *** T1CH0H: equ $00000026 ;*** T1CH0H - TIM1 Channel Register; 0x00000026 *** ;*** T1CH0L - TIM1 Channel Register; 0x00000027 *** T1CH0L: equ $00000027 ;*** T1CH0L - TIM1 Channel Register; 0x00000027 *** ;*** T1SC1 - TIM1 Channel Status and Control Register; 0x00000028 *** T1SC1: equ $00000028 ;*** T1SC1 - TIM1 Channel Status and Control Register; 0x00000028 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T1SC1_CH1MAX: equ 0 ; Channel 1 Maximum Duty Cycle Bit T1SC1_TOV1: equ 1 ; Toggle-On-Overflow Bit T1SC1_ELS1A: equ 2 ; Edge/Level Select Bit T1SC1_ELS1B: equ 3 ; Edge/Level Select Bit T1SC1_MS1A: equ 4 ; Mode Select Bit A T1SC1_CH1IE: equ 6 ; Channel 1 Interrupt Enable Bit T1SC1_CH1F: equ 7 ; Channel 1 Flag Bit ; bit position masks mT1SC1_CH1MAX: equ %00000001 mT1SC1_TOV1: equ %00000010 mT1SC1_ELS1A: equ %00000100 mT1SC1_ELS1B: equ %00001000 mT1SC1_MS1A: equ %00010000 mT1SC1_CH1IE: equ %01000000 mT1SC1_CH1F: equ %10000000 ;*** T1CH1 - TIM1 Channel Register; 0x00000029 *** T1CH1: equ $00000029 ;*** T1CH1 - TIM1 Channel Register; 0x00000029 *** ;*** T1CH1H - TIM1 Channel Register; 0x00000029 *** T1CH1H: equ $00000029 ;*** T1CH1H - TIM1 Channel Register; 0x00000029 *** ;*** T1CH1L - TIM1 Channel Register; 0x0000002A *** T1CH1L: equ $0000002A ;*** T1CH1L - TIM1 Channel Register; 0x0000002A *** ;*** T2SC - TIM2 Status and Control Register; 0x0000002B *** T2SC: equ $0000002B ;*** T2SC - TIM2 Status and Control Register; 0x0000002B *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T2SC_PS0: equ 0 ; Prescaler Select Bit T2SC_PS1: equ 1 ; Prescaler Select Bit T2SC_PS2: equ 2 ; Prescaler Select Bit T2SC_TRST: equ 4 ; TIM2 Reset Bit T2SC_TSTOP: equ 5 ; TIM2 Stop Bit T2SC_TOIE: equ 6 ; TIM2 Overflow Interrupt Enable Bit T2SC_TOF: equ 7 ; TIM2 Overflow Flag Bit ; bit position masks mT2SC_PS0: equ %00000001 mT2SC_PS1: equ %00000010 mT2SC_PS2: equ %00000100 mT2SC_TRST: equ %00010000 mT2SC_TSTOP: equ %00100000 mT2SC_TOIE: equ %01000000 mT2SC_TOF: equ %10000000 ;*** T2CNT - TIM2 Counter Register; 0x0000002C *** T2CNT: equ $0000002C ;*** T2CNT - TIM2 Counter Register; 0x0000002C *** ;*** T2CNTH - TIM2 Counter Register; 0x0000002C *** T2CNTH: equ $0000002C ;*** T2CNTH - TIM2 Counter Register; 0x0000002C *** ;*** T2CNTL - TIM2 Counter Register; 0x0000002D *** T2CNTL: equ $0000002D ;*** T2CNTL - TIM2 Counter Register; 0x0000002D *** ;*** T2MOD - TIM2 Counter Modulo Register; 0x0000002E *** T2MOD: equ $0000002E ;*** T2MOD - TIM2 Counter Modulo Register; 0x0000002E *** ;*** T2MODH - TIM2 Counter Modulo Register; 0x0000002E *** T2MODH: equ $0000002E ;*** T2MODH - TIM2 Counter Modulo Register; 0x0000002E *** ;*** T2MODL - TIM2 Counter Modulo Register; 0x0000002F *** T2MODL: equ $0000002F ;*** T2MODL - TIM2 Counter Modulo Register; 0x0000002F *** ;*** T2SC0 - TIM2 Channel Status and Control Register; 0x00000030 *** T2SC0: equ $00000030 ;*** T2SC0 - TIM2 Channel Status and Control Register; 0x00000030 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T2SC0_CH0MAX: equ 0 ; Channel 0 Maximum Duty Cycle Bit T2SC0_TOV0: equ 1 ; Toggle-On-Overflow Bit T2SC0_ELS0A: equ 2 ; Edge/Level Select Bit T2SC0_ELS0B: equ 3 ; Edge/Level Select Bit T2SC0_MS0A: equ 4 ; Mode Select Bit A T2SC0_MS0B: equ 5 ; Mode Select Bit B T2SC0_CH0IE: equ 6 ; Channel 0 Interrupt Enable Bit T2SC0_CH0F: equ 7 ; Channel 0 Flag Bit ; bit position masks mT2SC0_CH0MAX: equ %00000001 mT2SC0_TOV0: equ %00000010 mT2SC0_ELS0A: equ %00000100 mT2SC0_ELS0B: equ %00001000 mT2SC0_MS0A: equ %00010000 mT2SC0_MS0B: equ %00100000 mT2SC0_CH0IE: equ %01000000 mT2SC0_CH0F: equ %10000000 ;*** T2CH0 - TIM2 Channel Register; 0x00000031 *** T2CH0: equ $00000031 ;*** T2CH0 - TIM2 Channel Register; 0x00000031 *** ;*** T2CH0H - TIM2 Channel Register; 0x00000031 *** T2CH0H: equ $00000031 ;*** T2CH0H - TIM2 Channel Register; 0x00000031 *** ;*** T2CH0L - TIM2 Channel Register; 0x00000032 *** T2CH0L: equ $00000032 ;*** T2CH0L - TIM2 Channel Register; 0x00000032 *** ;*** T2SC1 - TIM2 Channel Status and Control Register; 0x00000033 *** T2SC1: equ $00000033 ;*** T2SC1 - TIM2 Channel Status and Control Register; 0x00000033 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET T2SC1_CH1MAX: equ 0 ; Channel 1 Maximum Duty Cycle Bit T2SC1_TOV1: equ 1 ; Toggle-On-Overflow Bit T2SC1_ELS1A: equ 2 ; Edge/Level Select Bit T2SC1_ELS1B: equ 3 ; Edge/Level Select Bit T2SC1_MS1A: equ 4 ; Mode Select Bit A T2SC1_CH1IE: equ 6 ; Channel 1 Interrupt Enable Bit T2SC1_CH1F: equ 7 ; Channel 1 Flag Bit ; bit position masks mT2SC1_CH1MAX: equ %00000001 mT2SC1_TOV1: equ %00000010 mT2SC1_ELS1A: equ %00000100 mT2SC1_ELS1B: equ %00001000 mT2SC1_MS1A: equ %00010000 mT2SC1_CH1IE: equ %01000000 mT2SC1_CH1F: equ %10000000 ;*** T2CH1 - TIM2 Channel Register; 0x00000034 *** T2CH1: equ $00000034 ;*** T2CH1 - TIM2 Channel Register; 0x00000034 *** ;*** T2CH1H - TIM2 Channel Register; 0x00000034 *** T2CH1H: equ $00000034 ;*** T2CH1H - TIM2 Channel Register; 0x00000034 *** ;*** T2CH1L - TIM2 Channel Register; 0x00000035 *** T2CH1L: equ $00000035 ;*** T2CH1L - TIM2 Channel Register; 0x00000035 *** ;*** PCTL - PLL Bandwidth Control Register; 0x00000036 *** PCTL: equ $00000036 ;*** PCTL - PLL Bandwidth Control Register; 0x00000036 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PCTL_VPR0: equ 0 ; VCO Power-of-Two Range Select Bits PCTL_VPR1: equ 1 ; VCO Power-of-Two Range Select Bits PCTL_PRE0: equ 2 ; Prescaler Program Bits PCTL_PRE1: equ 3 ; Prescaler Program Bits PCTL_BCS: equ 4 ; Base Clock Select Bit PCTL_PLLON: equ 5 ; PLL On Bit PCTL_PLLF: equ 6 ; PLL Flag Bit PCTL_PLLIE: equ 7 ; PLL Interrupt Enable Bit ; bit position masks mPCTL_VPR0: equ %00000001 mPCTL_VPR1: equ %00000010 mPCTL_PRE0: equ %00000100 mPCTL_PRE1: equ %00001000 mPCTL_BCS: equ %00010000 mPCTL_PLLON: equ %00100000 mPCTL_PLLF: equ %01000000 mPCTL_PLLIE: equ %10000000 ;*** PBWC - PLL Bandwidth Control Register; 0x00000037 *** PBWC: equ $00000037 ;*** PBWC - PLL Bandwidth Control Register; 0x00000037 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PBWC_ACQ: equ 5 ; Automatic Bandwidth Control Bit PBWC_LOCK: equ 6 ; Lock Indicator Bit PBWC_AUTO: equ 7 ; Acquisiton Mode Bit ; bit position masks mPBWC_ACQ: equ %00100000 mPBWC_LOCK: equ %01000000 mPBWC_AUTO: equ %10000000 ;*** PMS - PLL Multiplier Select Register; 0x00000038 *** PMS: equ $00000038 ;*** PMS - PLL Multiplier Select Register; 0x00000038 *** ;*** PMSH - PLL Multiplier Select Register High; 0x00000038 *** PMSH: equ $00000038 ;*** PMSH - PLL Multiplier Select Register High; 0x00000038 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PMSH_MUL8: equ 0 ; PLL Multiplier Select Bit PMSH_MUL9: equ 1 ; PLL Multiplier Select Bit PMSH_MUL10: equ 2 ; PLL Multiplier Select Bit PMSH_MUL11: equ 3 ; PLL Multiplier Select Bit ; bit position masks mPMSH_MUL8: equ %00000001 mPMSH_MUL9: equ %00000010 mPMSH_MUL10: equ %00000100 mPMSH_MUL11: equ %00001000 ;*** PMSL - PLL Multiplier Select Register Low; 0x00000039 *** PMSL: equ $00000039 ;*** PMSL - PLL Multiplier Select Register Low; 0x00000039 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PMSL_MUL0: equ 0 ; PLL Multiplier Select Bit PMSL_MUL1: equ 1 ; PLL Multiplier Select Bit PMSL_MUL2: equ 2 ; PLL Multiplier Select Bit PMSL_MUL3: equ 3 ; PLL Multiplier Select Bit PMSL_MUL4: equ 4 ; PLL Multiplier Select Bit PMSL_MUL5: equ 5 ; PLL Multiplier Select Bit PMSL_MUL6: equ 6 ; PLL Multiplier Select Bit PMSL_MUL7: equ 7 ; PLL Multiplier Select Bit ; bit position masks mPMSL_MUL0: equ %00000001 mPMSL_MUL1: equ %00000010 mPMSL_MUL2: equ %00000100 mPMSL_MUL3: equ %00001000 mPMSL_MUL4: equ %00010000 mPMSL_MUL5: equ %00100000 mPMSL_MUL6: equ %01000000 mPMSL_MUL7: equ %10000000 ;*** PMRS - PLL VCO Range Select; 0x0000003A *** PMRS: equ $0000003A ;*** PMRS - PLL VCO Range Select; 0x0000003A *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PMRS_VRS0: equ 0 ; VCO Range Select Bit PMRS_VRS1: equ 1 ; VCO Range Select Bit PMRS_VRS2: equ 2 ; VCO Range Select Bit PMRS_VRS3: equ 3 ; VCO Range Select Bit PMRS_VRS4: equ 4 ; VCO Range Select Bit PMRS_VRS5: equ 5 ; VCO Range Select Bit PMRS_VRS6: equ 6 ; VCO Range Select Bit PMRS_VRS7: equ 7 ; VCO Range Select Bit ; bit position masks mPMRS_VRS0: equ %00000001 mPMRS_VRS1: equ %00000010 mPMRS_VRS2: equ %00000100 mPMRS_VRS3: equ %00001000 mPMRS_VRS4: equ %00010000 mPMRS_VRS5: equ %00100000 mPMRS_VRS6: equ %01000000 mPMRS_VRS7: equ %10000000 ;*** PMDS - PLL Reference Divider Select Register; 0x0000003B *** PMDS: equ $0000003B ;*** PMDS - PLL Reference Divider Select Register; 0x0000003B *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET PMDS_RDS0: equ 0 ; Reference Divider Select Bit PMDS_RDS1: equ 1 ; Reference Divider Select Bit PMDS_RDS2: equ 2 ; Reference Divider Select Bit PMDS_RDS3: equ 3 ; Reference Divider Select Bit ; bit position masks mPMDS_RDS0: equ %00000001 mPMDS_RDS1: equ %00000010 mPMDS_RDS2: equ %00000100 mPMDS_RDS3: equ %00001000 ;*** ADSCR - ADC Status and Control Register; 0x0000003C *** ADSCR: equ $0000003C ;*** ADSCR - ADC Status and Control Register; 0x0000003C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ADSCR_ADCH0: equ 0 ; ADC Channel Select Bit 0 ADSCR_ADCH1: equ 1 ; ADC Channel Select Bit 1 ADSCR_ADCH2: equ 2 ; ADC Channel Select Bit 2 ADSCR_ADCH3: equ 3 ; ADC Channel Select Bit 3 ADSCR_ADCH4: equ 4 ; ADC Channel Select Bit 4 ADSCR_ADCO: equ 5 ; ADC Continuous Conversion Bit ADSCR_AIEN: equ 6 ; ADC Interrupt Enable Bit ADSCR_COCO: equ 7 ; Conversions Complete Bit ; bit position masks mADSCR_ADCH0: equ %00000001 mADSCR_ADCH1: equ %00000010 mADSCR_ADCH2: equ %00000100 mADSCR_ADCH3: equ %00001000 mADSCR_ADCH4: equ %00010000 mADSCR_ADCO: equ %00100000 mADSCR_AIEN: equ %01000000 mADSCR_COCO: equ %10000000 ;*** ADR - ADC Data Register - Right-justified; 0x0000003D *** ADR: equ $0000003D ;*** ADR - ADC Data Register - Right-justified; 0x0000003D *** ;*** ADRH - ADC Data Register High - Right-justified mode; 0x0000003D *** ADRH: equ $0000003D ;*** ADRH - ADC Data Register High - Right-justified mode; 0x0000003D *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ADRH_BIT8: equ 0 ; ADC Data Bit 8 ADRH_BIT9: equ 1 ; ADC Data Bit 9 ADRH_BIT10: equ 2 ; ADC Data Bit 10 ADRH_BIT11: equ 3 ; ADC Data Bit 11 ADRH_BIT12: equ 4 ; ADC Data Bit 12 ADRH_BIT13: equ 5 ; ADC Data Bit 13 ADRH_BIT14: equ 6 ; ADC Data Bit 14 ADRH_BIT15: equ 7 ; ADC Data Bit 15 ; bit position masks mADRH_BIT8: equ %00000001 mADRH_BIT9: equ %00000010 mADRH_BIT10: equ %00000100 mADRH_BIT11: equ %00001000 mADRH_BIT12: equ %00010000 mADRH_BIT13: equ %00100000 mADRH_BIT14: equ %01000000 mADRH_BIT15: equ %10000000 ;*** ADRL - ADC Data Register Low - Right-justified mode; 0x0000003E *** ADRL: equ $0000003E ;*** ADRL - ADC Data Register Low - Right-justified mode; 0x0000003E *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ADRL_BIT0: equ 0 ; ADC Data Bit 0 ADRL_BIT1: equ 1 ; ADC Data Bit 1 ADRL_BIT2: equ 2 ; ADC Data Bit 2 ADRL_BIT3: equ 3 ; ADC Data Bit 3 ADRL_BIT4: equ 4 ; ADC Data Bit 4 ADRL_BIT5: equ 5 ; ADC Data Bit 5 ADRL_BIT6: equ 6 ; ADC Data Bit 6 ADRL_BIT7: equ 7 ; ADC Data Bit 7 ; bit position masks mADRL_BIT0: equ %00000001 mADRL_BIT1: equ %00000010 mADRL_BIT2: equ %00000100 mADRL_BIT3: equ %00001000 mADRL_BIT4: equ %00010000 mADRL_BIT5: equ %00100000 mADRL_BIT6: equ %01000000 mADRL_BIT7: equ %10000000 ;*** ADCLK - ADC Input Clock Register; 0x0000003F *** ADCLK: equ $0000003F ;*** ADCLK - ADC Input Clock Register; 0x0000003F *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ADCLK_MODE0: equ 2 ; Modes of Result Justification Bit 0 ADCLK_MODE1: equ 3 ; Modes of Result Justification Bit 1 ADCLK_ADICLK: equ 4 ; ADC Input Clock Register Bit ADCLK_ADIV0: equ 5 ; ADC Clock Prescaler Bit 0 ADCLK_ADIV1: equ 6 ; ADC Clock Prescaler Bit 1 ADCLK_ADIV2: equ 7 ; ADC Clock Prescaler Bit 2 ; bit position masks mADCLK_MODE0: equ %00000100 mADCLK_MODE1: equ %00001000 mADCLK_ADICLK: equ %00010000 mADCLK_ADIV0: equ %00100000 mADCLK_ADIV1: equ %01000000 mADCLK_ADIV2: equ %10000000 ;*** RTCCR1 - RTC Control Register 1; 0x00000042 *** RTCCR1: equ $00000042 ;*** RTCCR1 - RTC Control Register 1; 0x00000042 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET RTCCR1_TB2IE: equ 0 ; Timebase 2 Interrupt Enable RTCCR1_TB1IE: equ 1 ; Timebase 1 Interrupt Enable RTCCR1_SECIE: equ 2 ; Second Interrupt Enable RTCCR1_MINIE: equ 3 ; Minute Interrupt Enable RTCCR1_HRIE: equ 4 ; Hour Interrupt Enable RTCCR1_DAYIE: equ 5 ; Day Interrupt Enable RTCCR1_CHRIE: equ 6 ; Chronograph Interrupt Enable RTCCR1_ALMIE: equ 7 ; Alarm Interrupt Enable ; bit position masks mRTCCR1_TB2IE: equ %00000001 mRTCCR1_TB1IE: equ %00000010 mRTCCR1_SECIE: equ %00000100 mRTCCR1_MINIE: equ %00001000 mRTCCR1_HRIE: equ %00010000 mRTCCR1_DAYIE: equ %00100000 mRTCCR1_CHRIE: equ %01000000 mRTCCR1_ALMIE: equ %10000000 ;*** RTCCR2 - RTC Control Register 2; 0x00000043 *** RTCCR2: equ $00000043 ;*** RTCCR2 - RTC Control Register 2; 0x00000043 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET RTCCR2_XTL0: equ 0 ; Crystal Frequency Select Bit 0 RTCCR2_XTL1: equ 1 ; Crystal Frequency Select Bit 1 RTCCR2_XTL2: equ 2 ; Crystal Frequency Select Bit 2 RTCCR2_RTCE: equ 4 ; Real Time Clock Enable RTCCR2_CHRE: equ 5 ; Chronograph Enable RTCCR2_CHRCLR: equ 6 ; Chronograph Counter Clear ; bit position masks mRTCCR2_XTL0: equ %00000001 mRTCCR2_XTL1: equ %00000010 mRTCCR2_XTL2: equ %00000100 mRTCCR2_RTCE: equ %00010000 mRTCCR2_CHRE: equ %00100000 mRTCCR2_CHRCLR: equ %01000000 ;*** RTCSR - RTC Status Register; 0x00000044 *** RTCSR: equ $00000044 ;*** RTCSR - RTC Status Register; 0x00000044 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET RTCSR_TB2F: equ 0 ; Timebase 2 Flag RTCSR_TB1F: equ 1 ; Timebase 1 Flag RTCSR_SECF: equ 2 ; Second Flag RTCSR_MINF: equ 3 ; Minute Flag RTCSR_HRF: equ 4 ; Hour Flag RTCSR_DAYF: equ 5 ; Day Flag RTCSR_CHRF: equ 6 ; Chronograph Flag RTCSR_ALMF: equ 7 ; Alarm Flag ; bit position masks mRTCSR_TB2F: equ %00000001 mRTCSR_TB1F: equ %00000010 mRTCSR_SECF: equ %00000100 mRTCSR_MINF: equ %00001000 mRTCSR_HRF: equ %00010000 mRTCSR_DAYF: equ %00100000 mRTCSR_CHRF: equ %01000000 mRTCSR_ALMF: equ %10000000 ;*** ALMR - Alarm Minute Register; 0x00000045 *** ALMR: equ $00000045 ;*** ALMR - Alarm Minute Register; 0x00000045 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ALMR_AM0: equ 0 ; Alarm Minute Bit 0 ALMR_AM1: equ 1 ; Alarm Minute Bit 1 ALMR_AM2: equ 2 ; Alarm Minute Bit 2 ALMR_AM3: equ 3 ; Alarm Minute Bit 3 ALMR_AM4: equ 4 ; Alarm Minute Bit 4 ALMR_AM5: equ 5 ; Alarm Minute Bit 5 ; bit position masks mALMR_AM0: equ %00000001 mALMR_AM1: equ %00000010 mALMR_AM2: equ %00000100 mALMR_AM3: equ %00001000 mALMR_AM4: equ %00010000 mALMR_AM5: equ %00100000 ;*** ALHR - Alarm Hour Register; 0x00000046 *** ALHR: equ $00000046 ;*** ALHR - Alarm Hour Register; 0x00000046 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET ALHR_AH0: equ 0 ; Alarm Hour Bit 0 ALHR_AH1: equ 1 ; Alarm Hour Bit 1 ALHR_AH2: equ 2 ; Alarm Hour Bit 2 ALHR_AH3: equ 3 ; Alarm Hour Bit 3 ALHR_AH4: equ 4 ; Alarm Hour Bit 4 ; bit position masks mALHR_AH0: equ %00000001 mALHR_AH1: equ %00000010 mALHR_AH2: equ %00000100 mALHR_AH3: equ %00001000 mALHR_AH4: equ %00010000 ;*** SECR - Second Register; 0x00000047 *** SECR: equ $00000047 ;*** SECR - Second Register; 0x00000047 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SECR_SEC0: equ 0 ; Second Bit 0 SECR_SEC1: equ 1 ; Second Bit 1 SECR_SEC2: equ 2 ; Second Bit 2 SECR_SEC3: equ 3 ; Second Bit 3 SECR_SEC4: equ 4 ; Second Bit 4 SECR_SEC5: equ 5 ; Second Bit 5 ; bit position masks mSECR_SEC0: equ %00000001 mSECR_SEC1: equ %00000010 mSECR_SEC2: equ %00000100 mSECR_SEC3: equ %00001000 mSECR_SEC4: equ %00010000 mSECR_SEC5: equ %00100000 ;*** MINR - Minute Register; 0x00000048 *** MINR: equ $00000048 ;*** MINR - Minute Register; 0x00000048 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET MINR_MIN0: equ 0 ; Minute Bit 0 MINR_MIN1: equ 1 ; Minute Bit 1 MINR_MIN2: equ 2 ; Minute Bit 2 MINR_MIN3: equ 3 ; Minute Bit 3 MINR_MIN4: equ 4 ; Minute Bit 4 MINR_MIN5: equ 5 ; Minute Bit 5 ; bit position masks mMINR_MIN0: equ %00000001 mMINR_MIN1: equ %00000010 mMINR_MIN2: equ %00000100 mMINR_MIN3: equ %00001000 mMINR_MIN4: equ %00010000 mMINR_MIN5: equ %00100000 ;*** HRR - Hour Register; 0x00000049 *** HRR: equ $00000049 ;*** HRR - Hour Register; 0x00000049 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET HRR_HR0: equ 0 ; Hour Bit 0 HRR_HR1: equ 1 ; Hour Bit 1 HRR_HR2: equ 2 ; Hour Bit 2 HRR_HR3: equ 3 ; Hour Bit 3 HRR_HR4: equ 4 ; Hour Bit 4 ; bit position masks mHRR_HR0: equ %00000001 mHRR_HR1: equ %00000010 mHRR_HR2: equ %00000100 mHRR_HR3: equ %00001000 mHRR_HR4: equ %00010000 ;*** DAYR - Day Register; 0x0000004A *** DAYR: equ $0000004A ;*** DAYR - Day Register; 0x0000004A *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DAYR_DAY0: equ 0 ; Day Bit 0 DAYR_DAY1: equ 1 ; Day Bit 1 DAYR_DAY2: equ 2 ; Day Bit 2 DAYR_DAY3: equ 3 ; Day Bit 3 DAYR_DAY4: equ 4 ; Day Bit 4 ; bit position masks mDAYR_DAY0: equ %00000001 mDAYR_DAY1: equ %00000010 mDAYR_DAY2: equ %00000100 mDAYR_DAY3: equ %00001000 mDAYR_DAY4: equ %00010000 ;*** MTHR - Monh Register; 0x0000004B *** MTHR: equ $0000004B ;*** MTHR - Monh Register; 0x0000004B *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET MTHR_MTH0: equ 0 ; Month Bit 0 MTHR_MTH1: equ 1 ; Month Bit 1 MTHR_MTH2: equ 2 ; Month Bit 2 MTHR_MTH3: equ 3 ; Month Bit 3 ; bit position masks mMTHR_MTH0: equ %00000001 mMTHR_MTH1: equ %00000010 mMTHR_MTH2: equ %00000100 mMTHR_MTH3: equ %00001000 ;*** YRR - Year Register; 0x0000004C *** YRR: equ $0000004C ;*** YRR - Year Register; 0x0000004C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET YRR_YR0: equ 0 ; Year Bit 0 YRR_YR1: equ 1 ; Year Bit 1 YRR_YR2: equ 2 ; Year Bit 2 YRR_YR3: equ 3 ; Year Bit 3 YRR_YR4: equ 4 ; Year Bit 4 YRR_YR5: equ 5 ; Year Bit 5 YRR_YR6: equ 6 ; Year Bit 6 YRR_YR7: equ 7 ; Year Bit 7 ; bit position masks mYRR_YR0: equ %00000001 mYRR_YR1: equ %00000010 mYRR_YR2: equ %00000100 mYRR_YR3: equ %00001000 mYRR_YR4: equ %00010000 mYRR_YR5: equ %00100000 mYRR_YR6: equ %01000000 mYRR_YR7: equ %10000000 ;*** DOWR - Day-Of-Week Register; 0x0000004D *** DOWR: equ $0000004D ;*** DOWR - Day-Of-Week Register; 0x0000004D *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET DOWR_DOW0: equ 0 ; Day-Of-Week Bit 0 DOWR_DOW1: equ 1 ; Day-Of-Week Bit 1 DOWR_DOW2: equ 2 ; Day-Of-Week Bit 2 ; bit position masks mDOWR_DOW0: equ %00000001 mDOWR_DOW1: equ %00000010 mDOWR_DOW2: equ %00000100 ;*** CHRR - Chronograph Data Register; 0x0000004E *** CHRR: equ $0000004E ;*** CHRR - Chronograph Data Register; 0x0000004E *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET CHRR_CHRR0: equ 0 ; Chronograph Bit 0 CHRR_CHRR1: equ 1 ; Chronograph Bit 1 CHRR_CHRR2: equ 2 ; Chronograph Bit 2 CHRR_CHRR3: equ 3 ; Chronograph Bit 3 CHRR_CHRR4: equ 4 ; Chronograph Bit 4 CHRR_CHRR5: equ 5 ; Chronograph Bit 5 CHRR_CHRR6: equ 6 ; Chronograph Bit 6 ; bit position masks mCHRR_CHRR0: equ %00000001 mCHRR_CHRR1: equ %00000010 mCHRR_CHRR2: equ %00000100 mCHRR_CHRR3: equ %00001000 mCHRR_CHRR4: equ %00010000 mCHRR_CHRR5: equ %00100000 mCHRR_CHRR6: equ %01000000 ;*** LCDCLK - LCD Clock Register; 0x0000004F *** LCDCLK: equ $0000004F ;*** LCDCLK - LCD Clock Register; 0x0000004F *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LCDCLK_LCLK0: equ 0 ; LCD Waweform Base Clock Select 0 LCDCLK_LCLK1: equ 1 ; LCD Waweform Base Clock Select 1 LCDCLK_LCLK2: equ 2 ; LCD Waweform Base Clock Select 2 LCDCLK_DUTY0: equ 3 ; Duty Cycle Select Bit 0 LCDCLK_DUTY1: equ 4 ; Duty Cycle Select Bit 1 LCDCLK_FCCLT0: equ 5 ; Fast Charde Duty Cycle Select Bit 0 LCDCLK_FCCLT1: equ 6 ; Fast Charde Duty Cycle Select Bit 1 ; bit position masks mLCDCLK_LCLK0: equ %00000001 mLCDCLK_LCLK1: equ %00000010 mLCDCLK_LCLK2: equ %00000100 mLCDCLK_DUTY0: equ %00001000 mLCDCLK_DUTY1: equ %00010000 mLCDCLK_FCCLT0: equ %00100000 mLCDCLK_FCCLT1: equ %01000000 ;*** LCDCR - LCD Control Register; 0x00000051 *** LCDCR: equ $00000051 ;*** LCDCR - LCD Control Register; 0x00000051 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LCDCR_LCCON0: equ 0 ; LCD Contrast Control Bit 0 LCDCR_LCCON1: equ 1 ; LCD Contrast Control Bit 1 LCDCR_LCCON2: equ 2 ; LCD Contrast Control Bit 2 LCDCR_LCCON3: equ 3 ; LCD Contrast Control Bit 3 LCDCR_LC: equ 4 ; Low Current LCDCR_FC: equ 5 ; Fast Charge LCDCR_LCDE: equ 7 ; LCD Enable ; bit position masks mLCDCR_LCCON0: equ %00000001 mLCDCR_LCCON1: equ %00000010 mLCDCR_LCCON2: equ %00000100 mLCDCR_LCCON3: equ %00001000 mLCDCR_LC: equ %00010000 mLCDCR_FC: equ %00100000 mLCDCR_LCDE: equ %10000000 ;*** LDAT1 - LCD Data Register; 0x00000052 *** LDAT1: equ $00000052 ;*** LDAT1 - LCD Data Register; 0x00000052 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT1_F0B0: equ 0 ; LCD Segment 0 Data Bit 0 LDAT1_F0B1: equ 1 ; LCD Segment 0 Data Bit 1 LDAT1_F0B2: equ 2 ; LCD Segment 0 Data Bit 2 LDAT1_F0B3: equ 3 ; LCD Segment 0 Data Bit 3 LDAT1_F1B0: equ 4 ; LCD Segment 1 Data Bit 0 LDAT1_F1B1: equ 5 ; LCD Segment 1 Data Bit 1 LDAT1_F1B2: equ 6 ; LCD Segment 1 Data Bit 2 LDAT1_F1B3: equ 7 ; LCD Segment 1 Data Bit 3 ; bit position masks mLDAT1_F0B0: equ %00000001 mLDAT1_F0B1: equ %00000010 mLDAT1_F0B2: equ %00000100 mLDAT1_F0B3: equ %00001000 mLDAT1_F1B0: equ %00010000 mLDAT1_F1B1: equ %00100000 mLDAT1_F1B2: equ %01000000 mLDAT1_F1B3: equ %10000000 ;*** LDAT2 - LCD Data Register; 0x00000053 *** LDAT2: equ $00000053 ;*** LDAT2 - LCD Data Register; 0x00000053 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT2_F2B0: equ 0 ; LCD Segment 2 Data Bit 0 LDAT2_F2B1: equ 1 ; LCD Segment 2 Data Bit 1 LDAT2_F2B2: equ 2 ; LCD Segment 2 Data Bit 2 LDAT2_F2B3: equ 3 ; LCD Segment 2 Data Bit 3 LDAT2_F3B0: equ 4 ; LCD Segment 3 Data Bit 0 LDAT2_F3B1: equ 5 ; LCD Segment 3 Data Bit 1 LDAT2_F3B2: equ 6 ; LCD Segment 3 Data Bit 2 LDAT2_F3B3: equ 7 ; LCD Segment 3 Data Bit 3 ; bit position masks mLDAT2_F2B0: equ %00000001 mLDAT2_F2B1: equ %00000010 mLDAT2_F2B2: equ %00000100 mLDAT2_F2B3: equ %00001000 mLDAT2_F3B0: equ %00010000 mLDAT2_F3B1: equ %00100000 mLDAT2_F3B2: equ %01000000 mLDAT2_F3B3: equ %10000000 ;*** LDAT3 - LCD Data Register; 0x00000054 *** LDAT3: equ $00000054 ;*** LDAT3 - LCD Data Register; 0x00000054 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT3_F4B0: equ 0 ; LCD Segment 4 Data Bit 0 LDAT3_F4B1: equ 1 ; LCD Segment 4 Data Bit 1 LDAT3_F4B2: equ 2 ; LCD Segment 4 Data Bit 2 LDAT3_F4B3: equ 3 ; LCD Segment 4 Data Bit 3 LDAT3_F5B0: equ 4 ; LCD Segment 5 Data Bit 0 LDAT3_F5B1: equ 5 ; LCD Segment 5 Data Bit 1 LDAT3_F5B2: equ 6 ; LCD Segment 5 Data Bit 2 LDAT3_F5B3: equ 7 ; LCD Segment 5 Data Bit 3 ; bit position masks mLDAT3_F4B0: equ %00000001 mLDAT3_F4B1: equ %00000010 mLDAT3_F4B2: equ %00000100 mLDAT3_F4B3: equ %00001000 mLDAT3_F5B0: equ %00010000 mLDAT3_F5B1: equ %00100000 mLDAT3_F5B2: equ %01000000 mLDAT3_F5B3: equ %10000000 ;*** LDAT4 - LCD Data Register; 0x00000055 *** LDAT4: equ $00000055 ;*** LDAT4 - LCD Data Register; 0x00000055 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT4_F6B0: equ 0 ; LCD Segment 6 Data Bit 0 LDAT4_F6B1: equ 1 ; LCD Segment 6 Data Bit 1 LDAT4_F6B2: equ 2 ; LCD Segment 6 Data Bit 2 LDAT4_F6B3: equ 3 ; LCD Segment 6 Data Bit 3 LDAT4_F7B0: equ 4 ; LCD Segment 7 Data Bit 0 LDAT4_F7B1: equ 5 ; LCD Segment 7 Data Bit 1 LDAT4_F7B2: equ 6 ; LCD Segment 7 Data Bit 2 LDAT4_F7B3: equ 7 ; LCD Segment 7 Data Bit 3 ; bit position masks mLDAT4_F6B0: equ %00000001 mLDAT4_F6B1: equ %00000010 mLDAT4_F6B2: equ %00000100 mLDAT4_F6B3: equ %00001000 mLDAT4_F7B0: equ %00010000 mLDAT4_F7B1: equ %00100000 mLDAT4_F7B2: equ %01000000 mLDAT4_F7B3: equ %10000000 ;*** LDAT5 - LCD Data Register; 0x00000056 *** LDAT5: equ $00000056 ;*** LDAT5 - LCD Data Register; 0x00000056 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT5_F8B0: equ 0 ; LCD Segment 8 Data Bit 0 LDAT5_F8B1: equ 1 ; LCD Segment 8 Data Bit 1 LDAT5_F8B2: equ 2 ; LCD Segment 8 Data Bit 2 LDAT5_F8B3: equ 3 ; LCD Segment 8 Data Bit 3 LDAT5_F9B0: equ 4 ; LCD Segment 9 Data Bit 0 LDAT5_F9B1: equ 5 ; LCD Segment 9 Data Bit 1 LDAT5_F9B2: equ 6 ; LCD Segment 9 Data Bit 2 LDAT5_F9B3: equ 7 ; LCD Segment 9 Data Bit 3 ; bit position masks mLDAT5_F8B0: equ %00000001 mLDAT5_F8B1: equ %00000010 mLDAT5_F8B2: equ %00000100 mLDAT5_F8B3: equ %00001000 mLDAT5_F9B0: equ %00010000 mLDAT5_F9B1: equ %00100000 mLDAT5_F9B2: equ %01000000 mLDAT5_F9B3: equ %10000000 ;*** LDAT6 - LCD Data Register; 0x00000057 *** LDAT6: equ $00000057 ;*** LDAT6 - LCD Data Register; 0x00000057 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT6_F10B0: equ 0 ; LCD Segment 10 Data Bit 0 LDAT6_F10B1: equ 1 ; LCD Segment 10 Data Bit 1 LDAT6_F10B2: equ 2 ; LCD Segment 10 Data Bit 2 LDAT6_F10B3: equ 3 ; LCD Segment 10 Data Bit 3 LDAT6_F11B0: equ 4 ; LCD Segment 11 Data Bit 0 LDAT6_F11B1: equ 5 ; LCD Segment 11 Data Bit 1 LDAT6_F11B2: equ 6 ; LCD Segment 11 Data Bit 2 LDAT6_F11B3: equ 7 ; LCD Segment 11 Data Bit 3 ; bit position masks mLDAT6_F10B0: equ %00000001 mLDAT6_F10B1: equ %00000010 mLDAT6_F10B2: equ %00000100 mLDAT6_F10B3: equ %00001000 mLDAT6_F11B0: equ %00010000 mLDAT6_F11B1: equ %00100000 mLDAT6_F11B2: equ %01000000 mLDAT6_F11B3: equ %10000000 ;*** LDAT7 - LCD Data Register; 0x00000058 *** LDAT7: equ $00000058 ;*** LDAT7 - LCD Data Register; 0x00000058 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT7_F12B0: equ 0 ; LCD Segment 12 Data Bit 0 LDAT7_F12B1: equ 1 ; LCD Segment 12 Data Bit 1 LDAT7_F12B2: equ 2 ; LCD Segment 12 Data Bit 2 LDAT7_F12B3: equ 3 ; LCD Segment 12 Data Bit 3 LDAT7_F13B0: equ 4 ; LCD Segment 13 Data Bit 0 LDAT7_F13B1: equ 5 ; LCD Segment 13 Data Bit 1 LDAT7_F13B2: equ 6 ; LCD Segment 13 Data Bit 2 LDAT7_F13B3: equ 7 ; LCD Segment 13 Data Bit 3 ; bit position masks mLDAT7_F12B0: equ %00000001 mLDAT7_F12B1: equ %00000010 mLDAT7_F12B2: equ %00000100 mLDAT7_F12B3: equ %00001000 mLDAT7_F13B0: equ %00010000 mLDAT7_F13B1: equ %00100000 mLDAT7_F13B2: equ %01000000 mLDAT7_F13B3: equ %10000000 ;*** LDAT8 - LCD Data Register; 0x00000059 *** LDAT8: equ $00000059 ;*** LDAT8 - LCD Data Register; 0x00000059 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT8_F14B0: equ 0 ; LCD Segment 14 Data Bit 0 LDAT8_F14B1: equ 1 ; LCD Segment 14 Data Bit 1 LDAT8_F14B2: equ 2 ; LCD Segment 14 Data Bit 2 LDAT8_F14B3: equ 3 ; LCD Segment 14 Data Bit 3 LDAT8_F15B0: equ 4 ; LCD Segment 15 Data Bit 0 LDAT8_F15B1: equ 5 ; LCD Segment 15 Data Bit 1 LDAT8_F15B2: equ 6 ; LCD Segment 15 Data Bit 2 LDAT8_F15B3: equ 7 ; LCD Segment 15 Data Bit 3 ; bit position masks mLDAT8_F14B0: equ %00000001 mLDAT8_F14B1: equ %00000010 mLDAT8_F14B2: equ %00000100 mLDAT8_F14B3: equ %00001000 mLDAT8_F15B0: equ %00010000 mLDAT8_F15B1: equ %00100000 mLDAT8_F15B2: equ %01000000 mLDAT8_F15B3: equ %10000000 ;*** LDAT9 - LCD Data Register; 0x0000005A *** LDAT9: equ $0000005A ;*** LDAT9 - LCD Data Register; 0x0000005A *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT9_F16B0: equ 0 ; LCD Segment 16 Data Bit 0 LDAT9_F16B1: equ 1 ; LCD Segment 16 Data Bit 1 LDAT9_F16B2: equ 2 ; LCD Segment 16 Data Bit 2 LDAT9_F16B3: equ 3 ; LCD Segment 16 Data Bit 3 LDAT9_F17B0: equ 4 ; LCD Segment 17 Data Bit 0 LDAT9_F17B1: equ 5 ; LCD Segment 17 Data Bit 1 LDAT9_F17B2: equ 6 ; LCD Segment 17 Data Bit 2 LDAT9_F17B3: equ 7 ; LCD Segment 17 Data Bit 3 ; bit position masks mLDAT9_F16B0: equ %00000001 mLDAT9_F16B1: equ %00000010 mLDAT9_F16B2: equ %00000100 mLDAT9_F16B3: equ %00001000 mLDAT9_F17B0: equ %00010000 mLDAT9_F17B1: equ %00100000 mLDAT9_F17B2: equ %01000000 mLDAT9_F17B3: equ %10000000 ;*** LDAT10 - LCD Data Register; 0x0000005B *** LDAT10: equ $0000005B ;*** LDAT10 - LCD Data Register; 0x0000005B *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT10_F18B0: equ 0 ; LCD Segment 18 Data Bit 0 LDAT10_F18B1: equ 1 ; LCD Segment 18 Data Bit 1 LDAT10_F18B2: equ 2 ; LCD Segment 18 Data Bit 2 LDAT10_F18B3: equ 3 ; LCD Segment 18 Data Bit 3 LDAT10_F19B0: equ 4 ; LCD Segment 19 Data Bit 0 LDAT10_F19B1: equ 5 ; LCD Segment 19 Data Bit 1 LDAT10_F19B2: equ 6 ; LCD Segment 19 Data Bit 2 LDAT10_F19B3: equ 7 ; LCD Segment 19 Data Bit 3 ; bit position masks mLDAT10_F18B0: equ %00000001 mLDAT10_F18B1: equ %00000010 mLDAT10_F18B2: equ %00000100 mLDAT10_F18B3: equ %00001000 mLDAT10_F19B0: equ %00010000 mLDAT10_F19B1: equ %00100000 mLDAT10_F19B2: equ %01000000 mLDAT10_F19B3: equ %10000000 ;*** LDAT11 - LCD Data Register; 0x0000005C *** LDAT11: equ $0000005C ;*** LDAT11 - LCD Data Register; 0x0000005C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT11_F20B0: equ 0 ; LCD Segment 20 Data Bit 0 LDAT11_F20B1: equ 1 ; LCD Segment 20 Data Bit 1 LDAT11_F20B2: equ 2 ; LCD Segment 20 Data Bit 2 LDAT11_F20B3: equ 3 ; LCD Segment 20 Data Bit 3 LDAT11_F21B0: equ 4 ; LCD Segment 21 Data Bit 0 LDAT11_F21B1: equ 5 ; LCD Segment 21 Data Bit 1 LDAT11_F21B2: equ 6 ; LCD Segment 21 Data Bit 2 LDAT11_F21B3: equ 7 ; LCD Segment 21 Data Bit 3 ; bit position masks mLDAT11_F20B0: equ %00000001 mLDAT11_F20B1: equ %00000010 mLDAT11_F20B2: equ %00000100 mLDAT11_F20B3: equ %00001000 mLDAT11_F21B0: equ %00010000 mLDAT11_F21B1: equ %00100000 mLDAT11_F21B2: equ %01000000 mLDAT11_F21B3: equ %10000000 ;*** LDAT12 - LCD Data Register; 0x0000005D *** LDAT12: equ $0000005D ;*** LDAT12 - LCD Data Register; 0x0000005D *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT12_F22B0: equ 0 ; LCD Segment 22 Data Bit 0 LDAT12_F22B1: equ 1 ; LCD Segment 22 Data Bit 1 LDAT12_F22B2: equ 2 ; LCD Segment 22 Data Bit 2 LDAT12_F22B3: equ 3 ; LCD Segment 22 Data Bit 3 LDAT12_F23B0: equ 4 ; LCD Segment 23 Data Bit 0 LDAT12_F23B1: equ 5 ; LCD Segment 23 Data Bit 1 LDAT12_F23B2: equ 6 ; LCD Segment 23 Data Bit 2 LDAT12_F23B3: equ 7 ; LCD Segment 23 Data Bit 3 ; bit position masks mLDAT12_F22B0: equ %00000001 mLDAT12_F22B1: equ %00000010 mLDAT12_F22B2: equ %00000100 mLDAT12_F22B3: equ %00001000 mLDAT12_F23B0: equ %00010000 mLDAT12_F23B1: equ %00100000 mLDAT12_F23B2: equ %01000000 mLDAT12_F23B3: equ %10000000 ;*** LDAT13 - LCD Data Register; 0x0000005E *** LDAT13: equ $0000005E ;*** LDAT13 - LCD Data Register; 0x0000005E *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT13_F24B0: equ 0 ; LCD Segment 24 Data Bit 0 LDAT13_F24B1: equ 1 ; LCD Segment 24 Data Bit 1 LDAT13_F24B2: equ 2 ; LCD Segment 24 Data Bit 2 LDAT13_F24B3: equ 3 ; LCD Segment 24 Data Bit 3 LDAT13_F25B0: equ 4 ; LCD Segment 25 Data Bit 0 LDAT13_F25B1: equ 5 ; LCD Segment 25 Data Bit 1 LDAT13_F25B2: equ 6 ; LCD Segment 25 Data Bit 2 LDAT13_F25B3: equ 7 ; LCD Segment 25 Data Bit 3 ; bit position masks mLDAT13_F24B0: equ %00000001 mLDAT13_F24B1: equ %00000010 mLDAT13_F24B2: equ %00000100 mLDAT13_F24B3: equ %00001000 mLDAT13_F25B0: equ %00010000 mLDAT13_F25B1: equ %00100000 mLDAT13_F25B2: equ %01000000 mLDAT13_F25B3: equ %10000000 ;*** LDAT14 - LCD Data Register; 0x0000005F *** LDAT14: equ $0000005F ;*** LDAT14 - LCD Data Register; 0x0000005F *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LDAT14_F26B0: equ 0 ; LCD Segment 26 Data Bit 0 LDAT14_F26B1: equ 1 ; LCD Segment 26 Data Bit 1 LDAT14_F26B2: equ 2 ; LCD Segment 26 Data Bit 2 LDAT14_F26B3: equ 3 ; LCD Segment 26 Data Bit 3 ; bit position masks mLDAT14_F26B0: equ %00000001 mLDAT14_F26B1: equ %00000010 mLDAT14_F26B2: equ %00000100 mLDAT14_F26B3: equ %00001000 ;*** SBSR - SIM Break Status Register; 0x0000FE00 *** SBSR: equ $0000FE00 ;*** SBSR - SIM Break Status Register; 0x0000FE00 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SBSR_SBSW: equ 1 ; SIM Break Stop/Wait ; bit position masks mSBSR_SBSW: equ %00000010 ;*** SRSR - SIM Reset Status Register; 0x0000FE01 *** SRSR: equ $0000FE01 ;*** SRSR - SIM Reset Status Register; 0x0000FE01 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SRSR_LVI: equ 1 ; Low-Voltage Inhibit Reset Bit SRSR_ILAD: equ 3 ; Illegal Address Reset Bit SRSR_ILOP: equ 4 ; Illegal Opcode Reset Bit SRSR_COP: equ 5 ; Computer Operating Properly Reset Bit SRSR_PIN: equ 6 ; External Reset Bit SRSR_POR: equ 7 ; Power-On Reset Bit ; bit position masks mSRSR_LVI: equ %00000010 mSRSR_ILAD: equ %00001000 mSRSR_ILOP: equ %00010000 mSRSR_COP: equ %00100000 mSRSR_PIN: equ %01000000 mSRSR_POR: equ %10000000 ;*** SBFCR - SIM Break Flag Control Register; 0x0000FE03 *** SBFCR: equ $0000FE03 ;*** SBFCR - SIM Break Flag Control Register; 0x0000FE03 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET SBFCR_BCFE: equ 7 ; Break Clear Flag Enable Bit ; bit position masks mSBFCR_BCFE: equ %10000000 ;*** INT1 - Interrupt Status Register 1; 0x0000FE04 *** INT1: equ $0000FE04 ;*** INT1 - Interrupt Status Register 1; 0x0000FE04 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET INT1_IF1: equ 2 ; Interrupt Flag 1 INT1_IF2: equ 3 ; Interrupt Flag 2 INT1_IF3: equ 4 ; Interrupt Flag 3 INT1_IF4: equ 5 ; Interrupt Flag 4 INT1_IF5: equ 6 ; Interrupt Flag 5 INT1_IF6: equ 7 ; Interrupt Flag 6 ; bit position masks mINT1_IF1: equ %00000100 mINT1_IF2: equ %00001000 mINT1_IF3: equ %00010000 mINT1_IF4: equ %00100000 mINT1_IF5: equ %01000000 mINT1_IF6: equ %10000000 ;*** INT2 - Interrupt Status Register 2; 0x0000FE05 *** INT2: equ $0000FE05 ;*** INT2 - Interrupt Status Register 2; 0x0000FE05 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET INT2_IF7: equ 0 ; Interrupt Flag 7 INT2_IF8: equ 1 ; Interrupt Flag 8 INT2_IF9: equ 2 ; Interrupt Flag 9 INT2_IF10: equ 3 ; Interrupt Flag 10 INT2_IF11: equ 4 ; Interrupt Flag 11 INT2_IF12: equ 5 ; Interrupt Flag 12 INT2_IF13: equ 6 ; Interrupt Flag 13 INT2_IF14: equ 7 ; Interrupt Flag 14 ; bit position masks mINT2_IF7: equ %00000001 mINT2_IF8: equ %00000010 mINT2_IF9: equ %00000100 mINT2_IF10: equ %00001000 mINT2_IF11: equ %00010000 mINT2_IF12: equ %00100000 mINT2_IF13: equ %01000000 mINT2_IF14: equ %10000000 ;*** INT3 - Interrupt Status Register 3; 0x0000FE06 *** INT3: equ $0000FE06 ;*** INT3 - Interrupt Status Register 3; 0x0000FE06 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET INT3_IF15: equ 0 ; Interrupt Flag 15 INT3_IF16: equ 1 ; Interrupt Flag 16 ; bit position masks mINT3_IF15: equ %00000001 mINT3_IF16: equ %00000010 ;*** FLCR - FLASH Control Register; 0x0000FE08 *** FLCR: equ $0000FE08 ;*** FLCR - FLASH Control Register; 0x0000FE08 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET FLCR_PGM: equ 0 ; Program Control Bit FLCR_ERASE: equ 1 ; Erase Control Bit FLCR_MARGIN: equ 2 ; Margin Read Control Bit FLCR_HVEN: equ 3 ; High-Voltage Enable Bit ; bit position masks mFLCR_PGM: equ %00000001 mFLCR_ERASE: equ %00000010 mFLCR_MARGIN: equ %00000100 mFLCR_HVEN: equ %00001000 ;*** FLBPR - FLASH1 Block Protect Register; 0x0000FE09 *** FLBPR: equ $0000FE09 ;*** FLBPR - FLASH1 Block Protect Register; 0x0000FE09 *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET FLBPR_BPR0: equ 0 ; Block Protect Register Bit 0 FLBPR_BPR1: equ 1 ; Block Protect Register Bit 1 FLBPR_BPR2: equ 2 ; Block Protect Register Bit 2 FLBPR_BPR3: equ 3 ; Block Protect Register Bit 3 FLBPR_BPR4: equ 4 ; Block Protect Register Bit 4 FLBPR_BPR5: equ 5 ; Block Protect Register Bit 5 FLBPR_BPR6: equ 6 ; Block Protect Register Bit 6 FLBPR_BPR7: equ 7 ; Block Protect Register Bit 7 ; bit position masks mFLBPR_BPR0: equ %00000001 mFLBPR_BPR1: equ %00000010 mFLBPR_BPR2: equ %00000100 mFLBPR_BPR3: equ %00001000 mFLBPR_BPR4: equ %00010000 mFLBPR_BPR5: equ %00100000 mFLBPR_BPR6: equ %01000000 mFLBPR_BPR7: equ %10000000 ;*** BRK - Break Address Register; 0x0000FE0C *** BRK: equ $0000FE0C ;*** BRK - Break Address Register; 0x0000FE0C *** ;*** BRKH - Break Address Register; 0x0000FE0C *** BRKH: equ $0000FE0C ;*** BRKH - Break Address Register; 0x0000FE0C *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET BRKH_BIT8: equ 0 ; Break Address Register Bit BRKH_BIT9: equ 1 ; Break Address Register Bit BRKH_BIT10: equ 2 ; Break Address Register Bit BRKH_BIT11: equ 3 ; Break Address Register Bit BRKH_BIT12: equ 4 ; Break Address Register Bit BRKH_BIT13: equ 5 ; Break Address Register Bit BRKH_BIT14: equ 6 ; Break Address Register Bit BRKH_BIT15: equ 7 ; Break Address Register Bit ; bit position masks mBRKH_BIT8: equ %00000001 mBRKH_BIT9: equ %00000010 mBRKH_BIT10: equ %00000100 mBRKH_BIT11: equ %00001000 mBRKH_BIT12: equ %00010000 mBRKH_BIT13: equ %00100000 mBRKH_BIT14: equ %01000000 mBRKH_BIT15: equ %10000000 ;*** BRKL - Break Address Register; 0x0000FE0D *** BRKL: equ $0000FE0D ;*** BRKL - Break Address Register; 0x0000FE0D *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET BRKL_BIT0: equ 0 ; Break Address Register Bit BRKL_BIT1: equ 1 ; Break Address Register Bit BRKL_BIT2: equ 2 ; Break Address Register Bit BRKL_BIT3: equ 3 ; Break Address Register Bit BRKL_BIT4: equ 4 ; Break Address Register Bit BRKL_BIT5: equ 5 ; Break Address Register Bit BRKL_BIT6: equ 6 ; Break Address Register Bit BRKL_BIT7: equ 7 ; Break Address Register Bit ; bit position masks mBRKL_BIT0: equ %00000001 mBRKL_BIT1: equ %00000010 mBRKL_BIT2: equ %00000100 mBRKL_BIT3: equ %00001000 mBRKL_BIT4: equ %00010000 mBRKL_BIT5: equ %00100000 mBRKL_BIT6: equ %01000000 mBRKL_BIT7: equ %10000000 ;*** BRKSCR - Break Status and Control Register; 0x0000FE0E *** BRKSCR: equ $0000FE0E ;*** BRKSCR - Break Status and Control Register; 0x0000FE0E *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET BRKSCR_BRKA: equ 6 ; Break Active Bit BRKSCR_BRKE: equ 7 ; Break Enable Bit ; bit position masks mBRKSCR_BRKA: equ %01000000 mBRKSCR_BRKE: equ %10000000 ;*** LVISR - LVI Status Register; 0x0000FE0F *** LVISR: equ $0000FE0F ;*** LVISR - LVI Status Register; 0x0000FE0F *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET LVISR_LVIIAK: equ 4 ; LVI Interrupt Acknowledge LVISR_LVIIF: equ 5 ; LVI Interrupt Flag LVISR_LVIIE: equ 6 ; LVI Interrupt Enable Bit LVISR_LVIOUT: equ 7 ; LVI Output Bit ; bit position masks mLVISR_LVIIAK: equ %00010000 mLVISR_LVIIF: equ %00100000 mLVISR_LVIIE: equ %01000000 mLVISR_LVIOUT: equ %10000000 ;*** COPCTL - COP Control Register; 0x0000FFFF *** COPCTL: equ $0000FFFF ;*** COPCTL - COP Control Register; 0x0000FFFF *** ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET COPCTL_BIT0: equ 0 ; Bit 0 COPCTL_BIT1: equ 1 ; Bit 1 COPCTL_BIT2: equ 2 ; Bit 2 COPCTL_BIT3: equ 3 ; Bit 3 COPCTL_BIT4: equ 4 ; Bit 4 COPCTL_BIT5: equ 5 ; Bit 5 COPCTL_BIT6: equ 6 ; Bit 6 COPCTL_BIT7: equ 7 ; Bit 7 ; bit position masks mCOPCTL_BIT0: equ %00000001 mCOPCTL_BIT1: equ %00000010 mCOPCTL_BIT2: equ %00000100 mCOPCTL_BIT3: equ %00001000 mCOPCTL_BIT4: equ %00010000 mCOPCTL_BIT5: equ %00100000 mCOPCTL_BIT6: equ %01000000 mCOPCTL_BIT7: equ %10000000 ;*********************************************** ;** D E P R E C I A T E D S Y M B O L S ** ;*********************************************** IFNDEF __GENERATE_APPLICATION__ ; not supported for absolute assembler XREF This_symb_has_been_depreciated ENDIF ; --------------------------------------------------------------------------- ; The following symbols were removed, because they were invalid or irrelevant ; --------------------------------------------------------------------------- ; ; Follows changes from the database 2.89.054 version mADSCR_CH0 EQU mADSCR_ADCH0 mADSCR_CH1 EQU mADSCR_ADCH1 mADSCR_CH2 EQU mADSCR_ADCH2 mADSCR_CH3 EQU mADSCR_ADCH3 mADSCR_CH4 EQU mADSCR_ADCH4 ADSCR_CH0 EQU ADSCR_ADCH0 ADSCR_CH1 EQU ADSCR_ADCH1 ADSCR_CH2 EQU ADSCR_ADCH2 ADSCR_CH3 EQU ADSCR_ADCH3 ADSCR_CH4 EQU ADSCR_ADCH4 ; EOF