CPU documentation - General info

Clock settings - MCU Clock settings
- Source CPU clock - The clock source for the internal bus clock. If the Internal and the External clock sources are enabled one of these clock sources can be specified for all speed modes.
- Internal Clock - If this property is enabled the internal clock is allowed for MCU timing.
  Note: Processor Expert allows setting the requested frequency of the internal oscillator but the actual frequency depends on several conditions (temperature, etc.). In many real applications an accurate frequency is needed. In this case an adjustment of the internal clock frequency is necessary. This can be done by setting of the ICGTR register. Changing of this register increases or decreases the frequency of the internal oscillator and the desired frequency, which is set in Processor Expert, can be found. See the MCU documentation and application notes for details. The correct value of the trim register for the nominal frequency can be stored in the FLASH memory (by the manufacturer) and loaded in the trim register by the initialization code. This can be done by setting of the 'Initialize trim value' property.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - Internal oscillator frequency [kHz] - Frequency of the internal oscillator. The internal oscillator supports 12800kHz +-25% frequency.
  - Initialize trim value - This property enables to generate code for initialization of the trim register (OSCTRIM) from a non-volatile memory location.
    The following items are available only if the group is enabled (the value is "yes"):
    - Trim value address - The location where the trim value is stored in the non-volatile memory.
- External clock - If this property is enabled, an external clock is allowed for MCU timing.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - Clock source - Possible external clock sources (external crystal, external RC oscillator or external clock).
    There are 3 modes:
    - External crystal - The following items are displayed in this mode:
      - Clock frequency [MHz] - Frequency of the external crystal, external RC oscillator or external clock.
        The external crystal frequency should be in the range of 1-24 MHz.
        The external RC oscillator frequency should be in the range of 2-12 MHz.
        The external clock frequency should be in the range of 0.0001-32 MHz.
      - Clock input pin - Clock input properties.
        
        Pin name - Clock input pin name (for information only).
      - Clock output pin - Clock output properties.
        
        Pin name - Clock output pin name (for information only).
    - External oscillator - The following items are displayed in this mode:
      - Clock frequency [MHz] - See previous modes for more details
      - Clock input pin - Clock input properties.
        
        The content is the same as in previous modes.
    - External RC oscillator - See External oscillator mode for items available in this mode.
- Oscillator clock output - Oscillator output clock settings. The output clock can be enabled only if the external RC oscillator or internal clock are used as the MCU clock source.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - Clock output pin - Oscillator output clock pin (for information only)
- Internal bus clock - The internal bus clock [MHz]. Maximum bus frequency is 8.0MHz for 5-V control and 4.0MHz for 3-V control. Processor Expert assumes that the valid range of the internal oscillator is <nominal frequency - 25%, nominal frequency + 25%> achieved by setting of the trim register. It is responsibility of the user to provide correct trim value (see "Initialize trim value" property”), which will adjust the frequency of the internal oscillator to the required value. It is recommended to use only a nominal frequency of the internal oscillator since only nominal frequencies are guaranteed by the manufacturer.
- Low-power modes settings - Low-power modes settings.
  - STOP instruction enabled - This property enables the STOP instruction.
    The following items are available only if the group is enabled (the value is "yes"):
    - Recovery from Stop Mode after - This property enables the CPU to exit the stop mode with a delay of 32 CGMXCLK cycles instead of a 4096 CGMXCLK cycle delay.
Maskable CPU interrupts - Enable/disable CPU maskable interrupts. This item modifies Interrupt Mask Bit I in Condition Code CPU register CCR.
Internal peripherals - Internal peripherals settings.
- KBI auto wake-up - KBI auto wake-up settings
  - Keyboard / Auto wake-up request interrupt - Enable/disable keyboard request interrupt.
    This item modifies the IMASKK bit in the KBSCR register.
  - Time-out period prescaler - Time-out period prescaler. This item sets the watchdog device timeout period.
    HC08AZ60: This item modifies the COPL bit in the MOR register.
    HC908AS60A, HC908AZ60, HC908AZ60A: This item modifies the COPL bit in the CONFIG1 register.
    HC08AZ32, HC08AZ32A, HC08AB16A: This item modifies the COPRS bit in the MORA register.
    Other HC08 derivatives: This item modifies the COPRS bit in the CONFIG1 register.
  - Time-out period - Time-out period (for information only).
    The value is calculated using this formula: Time-out period = (Time-out period prescaler)/(source CLK).
    
    This item is influenced by the following properties: Time-out period prescaler.
  - Auto wake-up - Enables KBI auto wake-up interrupt request during stop mode
    The following items are available only if the group is enabled (the value is "Enabled"):
    - Interrupt - Interrupt vector (for information only)
    - ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
      The user code of the routine should handle all respective interrupt flags correctly.
- LVI module - This property enables/disables low voltage monitoring on the Vdd pin.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - LVI resets - This property enables/disables generating of LVI resets.
  - LVI Operating Mode - Operating mode of the LVI module.
  - LVI in stop mode - This property enables/disables LVI module in the stop mode.
- Reset pin support - If the reset pin function is enabled the RST (reset) pin is used as a reset function of MCU and cannot be used as a general IO pin.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - Reset pin - Reset pin
CPU interrupts - Interrupts allocated by CPU bean
- Reset vector - Reset vector settings.
  - Interrupt - Interrupt associated with the reset vector (for information only)
  - ISR name - Name of the reset vector - routine, that initializes CPU after reset.
- SWI - This property enables/disables generation of SWI interrupt service routine.
  The following items are available only if the group is enabled (the value is "Enabled"):
  - Interrupt - Software Interrupt (for information only)
  - ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
    The user code of the routine should handle all respective interrupt flags correctly.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.