MC68HC908LD64
 
CPU MC68HC908LD64
Freescale HC08 family : MC68HC908LD64. This derivative contains On-Screen Display module (OSD).
Device Initialization
(Description of the CPU component parameters.)
  • Clock settings - MCU Clock settings
  • Maskable CPU interrupts - Enable/disable CPU maskable interrupts. This item modifies Interrupt Mask Bit I in Condition Code CPU register CCR.
  • CPU interrupts - Interrupts allocated by CPU bean
    • Reset vector - Reset vector settings.
      • Interrupt - Interrupt associated with the reset vector (for information only)
      • ISR name - Name of the reset vector - routine, that initializes CPU after reset.
    • SWI - This property enables/disables generation of SWI interrupt service routine.
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Interrupt - Software Interrupt (for information only)
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        The user code of the routine should handle all respective interrupt flags correctly.