MC68HC908GP32_44
 
General Info
Properties
Methods
Events
Used



Types & definitions
CPU Component Index
Component Index
Compilers
Embedded Components
Component Categories



CPU Component icon
CPU Component MC68HC908GP32_44
Freescale HC08 family : MC68HC908GP32 in 44 pin package
Component Level: High
Category: CPU-Freescale-HC08-GP/GT
Properties:
(Properties are parameters of the component. Please see the Embedded Components page for more information.)
  • Component name - Name of the component.
  • CPU type - CPU type
  • Clock settings - MCU Clock settings
    • Oscillator frequency [MHz] - Frequency of the main crystal or the external clock. The crystal should be in the range of 32-100kHz and the external clock should be in the range of 0.0001-32.8MHz for 5-V control and 0.0001-16.4MHz for 3-V control.
    • Clock input pin - Clock input properties.
    • Clock output pin - Clock output properties.
    • Low-power modes settings - Low-power modes settings.
      • STOP instruction enabled - STOP instruction enabled
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Oscillator Enable In Stop Mode - This property enables the oscillator to continue operation during stop mode. Setting this property to "yes" allows the oscillator to operate continuously even during stop mode.
        • Recovery from Stop Mode after - This property enables the CPU to exit the stop mode with a delay of 32 CGMXCLK cycles instead of a 4096 CGMXCLK cycle delay.
    • CPU mode selection - CPU mode. This property is necessary for the correct CPU's internal timing.
      There are 2 modes:
      • Monitor mode - The following items are displayed in this mode:
        • PTC3 pin level - Logical value of PTC3 pin. The value on this pin is used by the processor when entering Monitor mode. For details see the datasheet of a particular device.
      • User mode - There are no items in this mode.
  • Maskable CPU interrupts - Enable/disable CPU maskable interrupts. This item modifies Interrupt Mask Bit I in Condition Code CPU register CCR.
  • Internal peripherals - Internal peripherals settings.
    • LVI module - This property enables/disables low voltage monitoring on the Vdd pin.
      The following items are available only if the group is enabled (the value is "Enabled"):
  • CPU interrupts - Interrupts allocated by CPU bean
    • PLL lock status changed - This property enables/disables generation of PLL interrupt and its' interrupt service routine (PLL must be turn on to enable PLL interrupt).
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Interrupt - Clock monitor interrupt. (for information only)
    • SWI - This property enables/disables generation of SWI interrupt service routine.
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Interrupt - Software Interrupt (for information only)
  • Enabled speed modes - Enabled speed modes
    • High speed mode - High speed mode support (always enabled)
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Internal bus clock - The internal bus clock [MHz]. Maximum bus clock frequency is 8.2MHz for 5-V control and 4.1MHz for 3-V control. This property can be modified only if the PLL is enabled.
      • PLL clock - PLL clock (Enabled/Disabled)
        The following items are available only if the group is enabled (the value is "Enabled"):
        • PLL clock frequency - PLL clock frequency [MHz]. The value of PLL clock frequency depends on the bus clock frequency (for information only).
        • PLL bandwidth control - Selects automatic or manual bandwidth control.
        • PLL mode - Selects acquisition or tracking mode.
    • Low speed mode - Low speed mode support
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Internal bus clock - The internal bus clock [MHz]. Maximum bus clock frequency is 8.2MHz for 5-V control and 4.1MHz for 3-V control. This property can be modified only if the PLL is enabled.
      • PLL clock - PLL clock (Enabled/Disabled)
        The following items are available only if the group is enabled (the value is "Enabled"):
        • PLL clock frequency - PLL clock frequency [MHz]. The value of PLL clock frequency depends on the bus clock frequency (for information only).
        • PLL bandwidth control - Selects automatic or manual bandwidth control.
        • PLL mode - Selects acquisition or tracking mode.
    • Slow speed mode - Slow speed mode support
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Internal bus clock - The internal bus clock [MHz]. Maximum bus clock frequency is 8.2MHz for 5-V control and 4.1MHz for 3-V control. This property can be modified only if the PLL is enabled.
      • PLL clock - PLL clock (Enabled/Disabled)
        The following items are available only if the group is enabled (the value is "Enabled"):
        • PLL clock frequency - PLL clock frequency [MHz]. The value of PLL clock frequency depends on the bus clock frequency (for information only).
        • PLL bandwidth control - Selects automatic or manual bandwidth control.
        • PLL mode - Selects acquisition or tracking mode.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.