This component implements an external SPI communication interface specially designed for SPI compatible components. The interface uses three general-purpose I/O pins, first for the Input line, second for the Output line, third for the Serial Clock line. It is supported only Master mode with MSB (most significant bit) and LSB (least significant bit) first.