This component is designed for a user allocation of any interrupt vector of the CPU’s interrupt vector table and eventually, for an initialization of the interrupt priority. The user is responsible for a correct handling of this interrupt settings. A correct interrupt service routine must be implemented in the user code.