Init_PGA
 
General Info
Properties
Methods



Init Code Usage

Component Index
CPU Component Index
Embedded Components
Component Categories



Component icon
Component Init_PGA for HCS08
Programmable Gain Amplifier Init Bean
Component Level: Peripheral Initialization
Category: CPU Internal Peripherals-Peripheral Initialization
Properties:
(Properties are parameters of the component. Please see the Embedded Components page for more information.)
  • Component name - Name of the component.
  • Device - PGA Device module
  • Settings - Common PGA module settings
    • Clock settings - Clock/timing settings of the module.
      • Input clock source - Shows clock source of the PGA device (for information only).
      • Clock divide select - Input clock is divided by selected value to determine the clock rate for the PGA clock.

        There are 4 options:
        • Input clock / 1: Input clock
        • Input clock / 2: Input clock / 2
        • Input clock / 4: Input clock / 4
        • Input clock / 8: Input clock / 8

      • PGA clock - Shows frequency of PGA clock (for information only).
        This property is influenced by Clock divide select and bus clock.
      • clk_gs pulses per conversion - This property controls how many times the gain and diff-SE stages of the PGA are clocked per conversion.
      • Latency - Shows latency of sampled voltage on PGA device (for information only).
        This property is influenced by Clock divide select, clk_gs pulses per conversion and bus clock.
      • Charge pump clock divisor - The Input clock is divided down to generate the charge pump clock. The charge pump frequency must be one-fourth of the PGA clock.

        There are 8 options:
        • Input clock / 1: clk_cp = Input clock
        • Input clock / 2: clk_cp = Input clock / 2
        • Input clock / 4: clk_cp = Input clock / 4
        • Input clock / 8: clk_cp = Input clock / 8
        • Input clock / 16: clk_cp = Input clock / 16
        • Input clock / 32: clk_cp = Input clock / 32
        • Input clock / 64: clk_cp = Input clock / 64
        • Input clock / 128: clk_cp = Input clock / 128

      • Charge pump clock frequency - Shows frequency of charge pump (for information only).
        This property is influenced by Charge pump divisor and bus clock.
    • Gain Select - Group of gain settings for all stages.
      • S/H stage - Selects the gain for the S/H stage of the PGA.

        There are 2 options:
        • 1x: gain = 1
        • 2x: gain = 2

      • Differential stage - Selects the gain for the differential gain stage of the PGA.

        There are 4 options:
        • 1x: gain = 1
        • 2x: gain = 2
        • 3x: gain = 3
        • 4x: gain = 4

      • Differential to SE stage - Selects the gain for the differential to singled ended stage of the PGA.

        There are 4 options:
        • 1x: gain = 1
        • 2x: gain = 2
        • 3x: gain = 3
        • 4x: gain = 4

      • Total gain - Shows gain of whole signal path (for information only). Total gain = SH * DIFF * DSE.
        This property is influenced by S/H stage, Differential stage and Differential to SE stage.
    • Trigger mode - Defines source of PGA trigger.

      There are 2 options:
      • Hardware: Hardware Trigger Mode = Conversions are initiated on the positive edge of the hardware trigger.
      • Software: Software Trigger Mode = Writing a 1 to CNTL2[SWTRIG] will initiate a PGA conversion.

    • Power mode - Switches between high power mode and low power mode. Performance is limited in Low Power mode.

      There are 2 options:
      • High power: High Power (maximum performance)
      • Low power: Low Power (limited performance)

    • Calibration mode - Selects the gain for the differential to singled ended stage of the PGA.

      There are 3 options:
      • Mission mode: Normal working state.
      • Offset calibration: Inputs sample differential ground.
      • Gain calibration: Inputs sample an internal DC reference between the PGA inputs.

  • Pins - Module pins/signals settings.
    • Differential positive input pin - Enable/Disable the positive input pin of the PGA.
      The following items are available only if the group is enabled (the value is "Enabled"):
    • Differential negative input pin - Enable/Disable the negative input pin of the PGA.
      The following items are available only if the group is enabled (the value is "Enabled"):
  • Initialization - Initialization options of the module
    • Module enable - Enables PGA module and it's Charge pump.

      There are 2 options:
      • no: PGA disabled and powered down.
      • yes: PGA is powered & enabled.

    • Call Init method - The Init method of the component may be called after a power-on or reset (in initialization code) by PE.
      yes - The Init method is called by PE.
      no - The Init method is not called by PE, it should be called in the user's code.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.