Init_FTM
 
General Info



Init.Components



Component icon
Component icon
Component Init_FTM for COLDFIREV1
Flexible Timer (FTM)
Device Initialization
(Description of the component parameters.)
  • Device - FTM Device module
  • Settings - Common FTM module settings
    • FTM features - This property enables the features that are particular to FTM
      There are 2 modes:
      • Disabled - TPM particular features are available The following items are displayed in this mode:
        • Clock settings - Clock/timing settings of the module
          • Clock source - This property is used to disable the FTM counter or select one of three clock sources to drive the counter prescaler.

            There are 4 options:
            • No clock: No clock selected (FTM counter disable)
            • System clock: System clock
            • Fixed clock: Fixed system clock
            • External source: External source

          • Prescaler - This property sets the prescaler factor.

            There are 8 options:
            • divide by 1: divide by 1
            • divide by 2: divide by 2
            • divide by 4: divide by 4
            • divide by 8: divide by 8
            • divide by 16: divide by 16
            • divide by 32: divide by 32
            • divide by 64: divide by 64
            • divide by 128: divide by 128

          • Counter init - Initial value for the FTM counter.
          • Modulo counter - Value of the FTM modulo counter.
          • Period - Period of the counter overflow (for information only).
        • Write protection - The property enables the write protection of selected bits. This feature is FTM mode specific.
      • Enabled - FTM particular features are available The following items are displayed in this mode:
        • Clock settings - Clock/timing settings of the module
          • Clock source - See previous modes for more details
          • Prescaler - See previous modes for more details
          • Counter init - Initial value for the FTM counter.
          • Modulo counter - Value of the FTM modulo counter.
          • Period - Period of the counter overflow (for information only).
        • Deadtime settings - Deadtime settings of the module. These settings are FTM mode specific.
          • Deadtime prescaler - This property selects the deadtime prescaler.

            There are 3 options:
            • divide by 1: divide by 1
            • divide by 4: divide by 4
            • divide by 16: divide by 16

          • Deadtime value - This property selects the deadtime value.
          • Deadtime delay - Deadtime delay (for information only). This item is influenced by the following properties: Deadtime prescaler, Deadtime value.
        • Combined channels settings - Combined channels settings. These settings are FTM mode specific.
          • Combined channels 0 and 1 - Combined channels 0 and 1 settings
            • Complementary mode - This property enables complementary mode for the combined channels.

              There are 2 options:
              • Enabled: The channel (n+1) output is the complement of the channel (n) output
              • Disabled: The channel (n+1) output is the same as the channel (n) output.

            • Fault control - This property enables that FTM applies the fault control in the channels (n) and (n+1) according to selected fault control and when a fault is detected in the fault input
            • Synchronization - This property enables that FTM applies the synchronization in FTMxC(n)VH:FTMxC(n)VL and FTMxC(n+1)VH:FTMxC(n+1)VL registers (the match registers of channels (n) and (n+1)).
            • Deadtime - This property enables the deadtime insertion in the output of the channels (n) and (n+1).
          • Combined channels 2 and 3 - Combined channels 2 and 3 settings
            • Complementary mode - This property enables complementary mode for the combined channels.

              There are 2 options:
              • Enabled: The channel (n+1) output is the complement of the channel (n) output
              • Disabled: The channel (n+1) output is the same as the channel (n) output.

            • Fault control - This property enables that FTM applies the fault control in the channels (n) and (n+1) according to selected fault control and when a fault is detected in the fault input
            • Synchronization - This property enables that FTM applies the synchronization in FTMxC(n)VH:FTMxC(n)VL and FTMxC(n+1)VH:FTMxC(n+1)VL registers (the match registers of channels (n) and (n+1)).
            • Deadtime - This property enables the deadtime insertion in the output of the channels (n) and (n+1).
          • Combined channels 4 and 5 - Combined channels 4 and 5 settings
            • Complementary mode - This property enables complementary mode for the combined channels.

              There are 2 options:
              • Enabled: The channel (n+1) output is the complement of the channel (n) output
              • Disabled: The channel (n+1) output is the same as the channel (n) output.

            • Fault control - This property enables that FTM applies the fault control in the channels (n) and (n+1) according to selected fault control and when a fault is detected in the fault input
            • Synchronization - This property enables that FTM applies the synchronization in FTMxC(n)VH:FTMxC(n)VL and FTMxC(n+1)VH:FTMxC(n+1)VL registers (the match registers of channels (n) and (n+1)).
            • Deadtime - This property enables the deadtime insertion in the output of the channels (n) and (n+1).
        • Synchronization settings - Synchronization settings of the module. These settings are FTM mode specific.
          • Setting supported for MCF51AG128_64 MCF51AG128_80 MC9S08MP12_28 MC9S08MP16_28 MC9S08MP16_32_LQFP MC9S08MP16_48 only
            • Synchronization mode - This property selects which triggers can be used by FTMxMODH:L, FTMxCnVH:L, CHnOM and FTM counter synchronization.

              There are 2 options:
              • No restrictions: No restrictions. Software and hardware triggers can be used by FTMxMODH:L, FTMxCnVH:L, CHnOM and FTM counter synchronization.
              • Restricted: Software trigger can only be used by FTMxMODH:L and FTMxCnVH:L synchronization. And hardware triggers can only be used by CHnOM and FTM counter synchronization.

          • Software trigger - This property selects the trigger which is generated by software as the synchronization source
          • External trigger 2 - This property selects the external trigger 2 as the synchronization source. The external trigger 2 occurs when FTM detects a rising edge in the input signal.
          • External trigger 1 - This property selects the external trigger 1 as the synchronization source. The external trigger 1 occurs when FTM detects a rising edge in the input signal.
          • External trigger 0 - This property selects the external trigger 0 as the synchronization source. The external trigger 0 occurs when FTM detects a rising edge in the input signal.
          • Output mask synchronization - This property selects when the mask for the channels output is applied by FTM.

            There are 2 options:
            • Disabled: The mask for the channels output is applied in the next rising edge of the system clock after that a new value is written to FTMxOUTMASK register
            • Enabled: The mask for the channels output is applied in the next rising edge of the system clock after that the selected synchronization source is detected by FTM

          • Counter reinitialization - This property selects if FTM counter is updated with its initial value (FTMxCNTINH:FTMxCNTINL registers) when the selected trigger for synchronization is detected by FTM.

            There are 2 options:
            • Enabled: FTM counter is updated with its initial value when the selected trigger is detected
            • Disabled: FTM counter is not updated with its initial value when the selected trigger is detected

          • Maximum boundary cycle - This property determines when the FTMxMOD and FTMxCnV registers are updated with their write buffer contents following a PWM synchronization event. If enabled, the registers are updated when the FTM counter reaches its maximum value FTMxMOD.

            There are 2 options:
            • Enabled: The maximum boundary cycle is enabled
            • Disabled: The maximum boundary cycle is disabled

          • Minimum boundary cycle - This property determines when the FTMxMOD and FTMxCnV registers are updated with their write buffer contents following a PWM synchronization event. If enabled, the registers are updated when the FTM counter reaches its minimum value FTMxCNTIN.

            There are 2 options:
            • Enabled: The minimum boundary cycle is enabled
            • Disabled: The minimum boundary cycle is disabled

        • Settings supported only if the selected FTM module supports external trigger.
        • Fault control settings - Fault control settings of the module. These settings are FTM mode specific.
        • Write protection - See previous modes for more details
  • Channels - Settings of the FTM channels
    • Channel 0 - The property enables/disables configuration of the channel 0
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Input capture filter - This property selects value of the input capture filter.
      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 0 pin.
      • Interrupt/DMA - Interrupt settings of the channel 0
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 0 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 0 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Channel 1 - The property enables/disables configuration of the channel 1
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Input capture filter - This property selects value of the input capture filter.
      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 1 pin.
      • Interrupt/DMA - Interrupt settings of the channel 1
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 1 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 1 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Channel 2 - The property enables/disables configuration of the channel 2
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Input capture filter - This property selects value of the input capture filter.
      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 2 pin.
      • Interrupt/DMA - Interrupt settings of the channel 2
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 2 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 2 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Channel 3 - The property enables/disables configuration of the channel 3
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Input capture filter - This property selects value of the input capture filter.
      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 3 pin.
      • Interrupt/DMA - Interrupt settings of the channel 3
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 3 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 3 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Channel 4 - The property enables/disables configuration of the channel 4
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 4 pin.
      • Interrupt/DMA - Interrupt settings of the channel 4
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 4 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 4 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Channel 5 - The property enables/disables configuration of the channel 5
      The following items are available only if the group is enabled (the value is "Enabled"):
      • Channel mode - The property selects mode of the timer channel.
        There are 5 modes:
        • Input capture - Input capture mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Edge control - This property selects the polarity of the input edge that triggers an input capture event.

            There are 4 options:
            • Capture disabled: Capture is disabled, pin is not used by FTM
            • Rising edge: Capture on rising edge only
            • Falling edge: Capture on falling edge only
            • Rising or falling: Capture on rising or falling edge

        • Output compare - Output compare mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • Output action - This property selects the level that will be driven in response to an output compare match.

            There are 4 options:
            • Disconnected: Capture is disabled, pin is not used by FTM
            • Toggle output: Toggle output on match
            • Clear output: Clear output on match
            • Set output: Set output on match

          • Channel value register - Channel value register. Setting this register has no effect in input capture mode.
        • Edge PWM - Edge aligned mode. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). The following items are displayed in this mode:
          • PWM polarity - This property selects the polarity of the PWM signal.

            There are 2 options:
            • High-true: High-true pulses (Edge PWM, Center PWM - clear output on match; Combine PWM - set on channel (n) match, and clear on channel (n+1) match)
            • Low-true: Low-true pulses (Edge PWM, Center PWM - set output on match; Combine PWM - clear on channel (n) match, and set on channel (n+1) match)

          • Channel value register - See previous modes for more details
        • Center PWM - Center aligned PWM. It is available only when FTM mode is disabled (FTMEN = 0) and Counter init is 0 (FTMxCNTINH:FTMxCNTINL = 0x0000). See Edge PWM mode for items available in this mode.
        • Combine PWM - Combine PWM. It is available only when FTM mode is enabled (FTMEN = 1). The following items are displayed in this mode:
          • PWM polarity - See previous modes for more details
          • Channel value register - See previous modes for more details
          • Channel output polarity - This property selects polarity of the channel output - the logical level of the active/inactive states. It also determines the inactive output state when the channels is disabled by the output mask function or active fault detection. This feature is FTM mode specific.

            There are 2 options:
            • High: The output signal is negated on channel (n). The active state is logical one and the inactive state is logical zero.
            • Low: The output signal is unchanged on channel (n). The active state is logical zero and the inactive state is logical one.

          • Initial state - This property selects initial state of the channel output. This value is s forced into channel output when the initialization occurs. This feature is FTM mode specific.

            There are 2 options:
            • 0: The initial state of channel output is the logical value 0
            • 1: The initial state of channel output is the logical value 1

          • Output mask - This property enabled output mask. The mask of a channel determines if its output will drive or not (that is, it will be masked or not). The channel output in the inactive (masked) state is defined by the Channel output polarity property. This feature is FTM mode specific.

            There are 2 options:
            • Not masked: Channel output is not modified by the output mask function
            • Masked: Channel output is disabled (that is, it is forced to its inactive state) by the output mask function.

      • Pin - The property enables/disables allocation of the pin.
        The following items are available only if the group is enabled (the value is "Enabled"):
        • Pin - Channel 5 pin.
      • Interrupt/DMA - Interrupt settings of the channel 5
        • Interrupt - Interrupt vector (for information only).
        • Only if priority supported
        • Channel interrupt - This property enables channel 5 interrupt
        • Setting supported for MCF51AG128_64 MCF51AG128_80 only
          • DMA request - This property enables the channel 5 DMA protocol

            There are 2 options:
            • Disabled: DMA transfer request and done are disabled
            • Enabled: DMA transfer request and done are enabled

        • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
          The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
  • Pins/Signals - Module pins and signals settings
  • Interrupts - Interrupt settings of the module
    • Timer overflow - Timer overflow interrupt settings
      • Interrupt - Interrupt vector (for information only).
      • Only if priority supported
      • Timer overflow - This property enables timer overflow interrupt
      • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    • Fault - Fault interrupt settings. These settings are FTM mode specific.
      • Interrupt - Interrupt vector (for information only).
      • Only if priority supported
      • Fault - This property enables fault interrupt
      • ISR Name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        The user code of the routine should handle all respective interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
  • Initialization - Initialization options of the module.
    • Initialize the channel outputs - The property enables to initialize the channels output, that is, the channels output is forced to the defined value in FTMxOUTINIT register before the fault control feature, the mask feature and the polarity feature. This feature is FTM mode specific.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.