Component documentation

Device - COP device module (for information only).
Settings - Common COP module settings.
- Clock setting - Clock/timing settings of the module.
  - Settings only if "COP" support "Clock select" ("COP" module has "COPCLKS" bit)
    - Clock select - This write-once bit selects the clock source of the COP watchdog. This item modifies the COPCLKS bit in the System option register.
      
      There are 2 options:
      - Internal clock: Internal 1-kHz clock is source to COP.
      - Bus clock: Bus clock is source to COP.
  - Time-out period prescaler - Time-out period prescaler. This item sets the watchdog device timeout period.
    This item modifies the COPT bit(s) in the System option register.
  - Time-out period - Time-out period (for information only).
    The value is calculated using this formula: Time-out period = (Time-out period prescaler)/(COP clock source).
    
    This item is influenced by the following properties: Time-out period prescaler.
- Settings only if "COP" support "Window mode"
  - Mode - When window mode is selected, COP clear sequence must occur in the last 25% of the COP period. COP clear sequence during the first 75% of the period will reset the Cpu. This item modifies COPW bit in the System option register.
    
    There are 2 options:
    - Normal: Normal mode
    - Window: Window mode
Initialization - Initialization options of the module
- Enable COP - Enable/disable the watchdog module.
  If the COP module support window mode, this item modifies the COPT bits in the System option register.
  If the COP module does not support window mode, this item modifies the COPE bit in the System option register.
  Note: When the MCU is in active background mode (or in the stop mode), the COP timer is temporarily disabled.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.