Init_BDLC
 
General Info



Init.Components



Component icon
Component icon
Component Init_BDLC for HC08
Byte Data Link Controller (BDLC)
Device Initialization
(Description of the component parameters.)
  • Device - Selection of the BDLC device module
  • Settings - Common BDLC module settings.
    • Clock settings - Clock/timing settings of the BDLC module.
      • Clock Frequency - The property allows the user to select the binary (1.048576 MHz) or the integer (1 MHz) frequency.
        This item modifies the CLKS bit in the BCR1 register.
      • Prescaler - The property determine the amount by which the frequency of the MCU clock signal is divided to form multiplexer interface clock.
        This item modifies the R1 and R0 bits in the BRC1 register.
      • Frequency - This property displays the frequency of the system clock signal. The value depends on Prescaler property and the chosen system clock frequency.
    • Digital Loopback Mode - The property determines the source to which the digital receive input is connected and can be used to isolate bus fault conditions.
      This item modifies the DLOOP in the BCR2 register.
    • Analog Loopback Mode - The property determines whether the J1850 bus will be driven by the analog physical interface's final drive stage.
      This item modifies the ALOOP in the BCR2 register.
    • Receive 4X - The property determines if the BDLC operates at normal transmit and receive speed (10.4 kbps) or receive only at 41.6 kbps (useful for fast downloading).
      This item modifies the RX4XE bit in the BCR2 register.
    • Normalization Bit Format - The property determines the format of normalization bit.
      This item modifies the NBFS bit in the BCR2 register.
    • Transmit In-Frame Response Control - The property control the type of in-frame response being sent.
      This item modifies the TSIFR, TMIRF1 and TMIRF0 bits in the BCR2 register.
    • Receive Pin Polarity - The property is used to select the polarity of an incoming signal.
      This item modifies the RXPOL bit in the BARD register.
    • Transceiver delay - The property set Transceiver delay in [us].
      This item modifies BO0 bit up to BO3 bit in the BARD register .
    • Transceiver Selection - The property is used to select either the on-board or an off-chip analog transceiver.
      This item modifies the ATE in the BARD register.
    • Stop in wait mode - The property determines the operation of the BDLC during CPU wait mode.
      This item modifies the WCM bit in the BCR1 register.
  • Pins - Module pins/signals settings.
  • Interrupts - Interrupts settings of the module.
    • BDLC - BDLC interrupt settings.
      • Interrupt - Interrupt vector (for information only).
      • BDLC Interrupt - Enable/disable BDLC interrupt.
        This item modifies the IE bit in the BCR1 register.
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        The user code of the routine should handle all respective interrupt flags correctly.

PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
Copyright 1997 - 2010 Freescale Semiconductor, Inc.